
Related resources
Full-text held externally
Search for item elsewhere
University researcher(s)
Academic department(s)
CHO: A Benchmark Suite for OpenCL-based FPGA Accelerators
Ndu, Geoffrey; Lujan, Mikel; Navaridas, Javier
Manchester, UK; 2014.
Access to files
-
FULL-TEXT.PDF (pdf)
Abstract
Programming FPGAs with OpenCL-based high-level synthesis frameworks is gaining attention with a number of commercial and research frameworks announced. However, there are no benchmarks for evaluating these frameworks. To this end, we present CHO benchmark suite an extension of CHStone, a commonly used C-based high-level synthesis benchmark suite, for OpenCl. We characterise CHO at various levels and use it to investigate compiling non-trivial software to FPGAs.
Keyword(s)
Accelerator; Altera; FPGA; High-level synthesis; OpenCL; Software
Bibliographic metadata
- Related website http://it302.github.io/cho/