# Modelling, characterisation and application of GaN switching devices 

A thesis submitted to the University of Manchester for the degree of Doctor of Philosophy in the Faculty of Engineering and Physical Sciences

2016

Luis Carlos Murillo Carrasco

School of Electrical and Electronic Engineering

## List of contents

List of figures ..... 6
List of tables ..... 12
List of symbols ..... 14
List of abbreviations ..... 22
Abstract ..... 24
Declaration ..... 25
Copyright statement ..... 26
Dedication ..... 27
Acknowledgement ..... 28
Chapter 1: Introduction ..... 29
1.1 Background ..... 29
1.2 Scope ..... 32
1.3 Research objectives ..... 32
1.4 Significance of the work ..... 32
1.5 Thesis structure ..... 33
Chapter 2: Literature review ..... 35
2.1 Introduction ..... 35
2.2 Wide band-gap materials ..... 35
2.3 Application of wide band-gap materials in power devices ..... 36
2.4 GaN device manufacturers ..... 38
2.5 GaN devices ..... 40
2.5.1 Switches ..... 40
2.5.2 Diodes ..... 44
2.6 Current collapse ..... 47
2.7 Cascode device ..... 50
2.7.1 Operating modes ..... 51
2.7.2 Cascode connection advantages and drawbacks ..... 53
2.7.3 Modelling ..... 54
2.8 Packaging ..... 55
2.9 Summary of GaN devices ..... 58
2.10 Driving GaN switches ..... 60
2.11 Thermal management ..... 61
2.12 Instrumentation ..... 62
2.13 Applications ..... 64
2.14 Summary of literature review ..... 68
Chapter 3: Modelling of cascode switching transients ..... 71
3.1 Introduction ..... 71
3.2 Circuit and assumptions ..... 71
3.3 Turn-off ..... 72
3.3.1 $\mathrm{S}_{1 \text {-OFF }}-$ Si MOSFET input capacitance discharge ..... 74
3.3.2 $\mathrm{S}_{2 \text {-OFF }}$ - Si MOSFET output capacitance charge ..... 75
3.3.3 $\mathrm{S}_{3 \text {-OFF }}-\mathrm{GaN}$ HEMT channel current fall ..... 78
3.3.4 $\mathrm{S}_{4 \text {-OFF }}$ - cascode drain-source voltage rise ..... 81
3.4 Turn-on ..... 84
3.4.1 $\mathrm{S}_{1-\mathrm{ON}}$ - Si MOSFET input capacitance charge ..... 84
3.4.2 $\mathrm{S}_{2-\mathrm{ON}}$ - Si MOSFET output capacitance discharge ..... 86
3.4.3 $\mathrm{S}_{3 \text {-on }}$ - GaN HEMT channel current rise ..... 88
3.4.4 $\mathrm{S}_{4-\mathrm{ON}}$ - cascode drain-source voltage fall ..... 90
3.5 MatLab implementation ..... 93
3.6 Model validation ..... 94
3.6.1 Model parameters ..... 94
3.6.2 Model waveforms ..... 100
3.6.3 Influence of driving parameters and operating conditions ..... 105
3.7 Energy analysis ..... 112
3.7.1 Measurable energy ..... 112
3.7.2 Energy losses distribution ..... 112
3.8 Summary ..... 114
Chapter 4: Practical testing of device switching performance ..... 116
4.1 Introduction ..... 116
4.2 Double pulse tester ..... 116
4.2.1 Circuit description ..... 116
4.2.2 Devices selection ..... 119
4.2.3 Layout ..... 120
4.2.4 Instrumentation ..... 122
4.2.5 Physical implementation ..... 124
4.3 Super-junction Si MOSFET waveforms ..... 125
4.4 Evaluation of Transphorm GaN transistors ..... 130
4.4.1 Single device along with a SiC diode ..... 130
4.4.2 Body diode ..... 136
4.4.3 Two GaN cascode devices in an inverter leg configuration ..... 139
4.4.4 Energy losses comparison ..... 144
4.5 GaN Systems cascode devices energy losses ..... 149
4.5.1 GaN Systems transistors ..... 150
4.5.2 Single cascode device along with a SiC diode ..... 150
4.5.3 Two GaN cascode devices in a leg ..... 151
4.6 Summary ..... 153
Chapter 5: Converter application of GaN devices ..... 155
5.1 Introduction ..... 155
5.2 Phase-shifted full-bridge isolated converter ..... 155
5.2.1 Circuit ..... 156
5.2.2 Converter operation ..... 157
5.2.3 Clamp circuit ..... 167
5.3 Converter design ..... 169
5.3.1 Overall circuit architecture ..... 169
5.3.2 Bulk capacitors board ..... 170
5.3.3 Full-bridge board ..... 170
5.3.4 Leg driver boards ..... 172
5.3.5 Transformer ..... 174
5.3.6 Rectifier ..... 177
5.3.7 Output filter and clamp circuit board ..... 178
5.4 Converter energy losses ..... 179
5.4.1 GaN cascode devices ..... 179
5.4.2 Transformer ..... 180
5.4.3 Rectifier diodes ..... 181
5.4.4 Output filter ..... 181
5.4.5 Clamp circuit ..... 181
5.5 Physical implementation ..... 182
5.6 Testing ..... 184
5.7 Impact of the GaN cascode devices ..... 191
5.7.1 Analysis considering the use of a similarly rated Si SJ MOSFET under the same operation conditions ..... 191
5.7.2 Analysis considering the use of a similarly rated Si SJ MOSFET but operating at lower frequency with similar transistor switching losses ..... 192
5.7.3 Summary of the comparison and opportunity areas ..... 196
5.8 Summary ..... 197
Chapter 6: Conclusions ..... 199
6.1 Introduction ..... 199
6.2 Thesis summary ..... 199
6.3 Contributions of the research work ..... 201
6.4 Research opportunities ..... 203
6.5 Conclusion ..... 204
6.6 Publications ..... 205
References ..... 206
Appendix A ..... 219
Appendix B ..... 228

Word count: 50948 words.

## List of figures

Figure 1.1: Specific on-resistance versus breakdown voltage one-dimensional limit
for $\mathrm{Si}, \mathrm{SiC}$ and $\mathrm{GaN},[14] \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~$ 31
Figure 2.1: HEMT basic structure, [48]................................................................... 40
Figure 2.2: Basic structure of a HEMT with recessed gate, [49].............................. 41
Figure 2.3: GIT structure, [54]................................................................................. 42
Figure 2.4: Cross sectional view of an AlGaN/GaN MIS-HEMT with a triple cap layer, a recessed-gate structure and high-k dielectrics, [55] ..................................... 43
Figure 2.5: GaN Schottky barrier diode basic structure............................................ 44
Figure 2.6: Benchmark plot of BV versus $\mathrm{R}_{\mathrm{ON}, \mathrm{SP}}$ of GaN based unipolar power
diodes, [70]......................................................................................................... 46
Figure 2.7: Test circuit diagram to measure current collapse used in B1505A, [99] 49
Figure 2.8: Cascode connection schematic ............................................................... 51
Figure 2.9: Cascode connection in forward conduction............................................ 51
Figure 2.10: Cascode connection in off state, $V_{D S \text {-OFF }}<-V_{T H-G a N} . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ 52 ~$
Figure 2.11: Cascode connection in off state, $V_{D S \text {-OFF }}>-V_{T H-G a N} . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ 52 ~$
Figure 2.12: Cascode connection in reverse conduction........................................... 53
Figure 2.13: GaN cascode device TO-220 through hole packaged, [113]................. 56
Figure 2.14: Critical parasitic inductances of the cascode configuration, [110]........ 56
Figure 2.15: PQFN88 package, [114]...................................................................... 56
Figure 2.16: Package bonding diagram for the stack-die structure, [115]................. 57
Figure 2.17: EPC enhancement mode GaN HEMT die, [119] ................................. 57
Figure 2.18: EPC third generation device, [118] ...................................................... 58
Figure 2.19: GaN Systems GaNPx package, [121]................................................... 58
Figure 2.20: PFC circuit, [156] ................................................................................ 64
Figure 2.21: PV system diagram.............................................................................. 65
Figure 2.22: EV automotive systems, [163] ............................................................. 67
Figure 3.1: Switching circuit.................................................................................... 72
Figure 3.2: Turn-off model waveforms, [107].......................................................... 73
Figure 3.3: Turn-off $\mathrm{S}_{1-\mathrm{OFF}}$ circuit............................................................................ 74
Figure 3.4: Turn-off $\mathrm{S}_{2 \text {-OFF }}$ circuit, $i_{D-S i}(t)>0$.......................................................... 76

Figure 3.6: Turn-off $\mathrm{S}_{4-\mathrm{OFF}}$ circuit, $i_{D-S i}(t)>0$.......................................................... 82
Figure 3.7: Turn-on model waveforms, [107] ..... 85
Figure 3.8: Turn-on $\mathrm{S}_{1-\mathrm{ON}}$ circuit ..... 86
Figure 3.9: Turn-on $\mathrm{S}_{2-\mathrm{ON}}$ circuit ..... 87
Figure 3.10: Turn-on $\mathrm{S}_{3 \text {-on }}$ circuit ..... 89
Figure 3.11: Turn-on $\mathrm{S}_{4-\mathrm{ON}}$ circuit ..... 91
Figure 3.12: SPICE small signal AC analysis for input capacitance evaluation ..... 95
Figure 3.13: SPICE small signal AC analysis for output capacitance evaluation ..... 96
Figure 3.14: Si MOSFET capacitances: a) $C_{G S-S i}$ vs. $v_{D S-S i}$, b) $C_{G D-S i}$ vs. $v_{D S-S i}$ and c) $C_{D S-S i}$ vs. $v_{D S-S i}$ ..... 96
Figure 3.15: Equivalent constant transconductance approximation ..... 97
Figure 3.16: $g_{m-S i}$ vs. $i_{D-S i}$. ..... 98
Figure 3.17: GaN HEMT capacitances: a) $C_{G S-G a N}$ vs. $v_{D S-G a N}$, b) $C_{G D-G a N}$ vs. vDS-GaN and c) $C_{D S-G a N}$ vs. $v_{D S-G a N}$ ..... 98
Figure 3.18: $g_{m-G a N}$ vs. $i_{D-G a N}$. ..... 99
Figure 3.19: Simple model and practical measurements' waveforms at $V_{i}=400 \mathrm{~V}$,$I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=10 \Omega$101
Figure 3.20: Gate-source voltage measurement points, model and experimentalmeasurements102
Figure 3.21: Instantaneous power during turn-off and turn-on switching transients,simple model vs. experimental measurements at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and$R_{G}=10 \Omega$103
Figure 3.22: Model turn-off waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ : a)
$R_{G}=1 \Omega$ and b) $R_{G}=15 \Omega$ ..... 106
Figure 3.23: DPT experimental waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and
$R_{G}=1 \Omega$, single Transphorm device along with a SiC diode ..... 108
Figure 3.24: Model turn-on waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ : ..... a)
$R_{G}=1 \Omega$ and b) $R_{G}=15 \Omega$ ..... 109
Figure 3.25: Model turn-on waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, R_{G}=15 \Omega$ : a$V_{D D}=6 \mathrm{~V}$ and b) $V_{D D}=10 \mathrm{~V}$111
Figure 3.26: Turn-off and turn-on energy loss distribution for a Transphorm TPH3006LD. $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=10 \Omega$ ..... 113
Figure 3.27: Turn-off and turn-on energy losses distribution per stage. $V_{i}=400 \mathrm{~V}$,
$I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=10 \Omega$. ..... 113
Figure 4.1: Double pulse tester circuit ..... 117

Figure 4.2: Double pulse tester waveforms.

# Figure 4.3: Calculation of the switching power loss using $i_{D}(t)$ and $v_{D S}(t)$ waveforms and $Q_{r r}$ using $i_{D}(t)$ waveform ................................................................................. 118 

Figure 4.4: DPT inductor ....................................................................................... 119
Figure 4.5: DPT switching loops ........................................................................... 120
Figure 4.6: Power loops of double pulse tester board, Transphorm GaN cascode device along with a D2PAK SiC diode, lateral layout............................................ 120
Figure 4.7: Power loops of double pulse tester board, two GaN Systems devices in
an inverter leg configuration, vertical layout......................................................... 121
Figure 4.8: Propagation delay difference between current probe and PP008 voltage probes 124
Figure 4.9: DPT board, [107]................................................................................. 125
Figure 4.10: Single MDmesh Si MOSFET along with a SiC diode switching waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=10 \Omega$. 126

Figure 4.11: Single C7 super-junction Si MOSFET along with a SiC diode switching waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=10 \Omega$............................... 127
Figure 4.12: Single Transphorm device along with a SiC diode switching waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=6 \mathrm{~V}$ and $R_{G}=10 \Omega$. 130

Figure 4.13: Cascode transistor switching times vs. $R_{G}-V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}$, $V_{D D}=10 \mathrm{~V}$ 132

Figure 4.14: Cascode transistor switching times vs. $V_{D D}-V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}$, $R_{G}=15 \Omega$ 133

Figure 4.15: Single Transphorm device along with a SiC diode switching waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=2 \Omega$. 134
Figure 4.16: Transphorm transistor switching losses using SCS210AJ SiC diode against: a) $V_{i}$ with $I_{L}=10 \mathrm{~A}, R_{G}=10 \Omega$ and $V_{D D}=6 \mathrm{~V}$, b) $I_{L}$ with $V_{i}=400 \mathrm{~V}, R_{G}=10 \Omega$ and $\left.V_{D D}=6 \mathrm{~V}, \mathrm{c}\right) V_{D D}$ with $V_{i}=400 \mathrm{~V}, I_{L}=5 \mathrm{~A}$ and $R_{G}=10 \Omega$, d) $R_{G}$ with $V_{i}=400 \mathrm{~V}$, $I_{L}=5 \mathrm{~A}$ and $V_{D D}=6 \mathrm{~V}$. 135

Figure 4.17: Total energy losses, GaN cascode transistor using a SiC diode. Model vs. practical measurements at different operating conditions. $V_{D D}=6 \mathrm{~V}$ and $R_{G}=10 \Omega$ 135
Figure 4.18 : I-V curves - Rohm SiC diode vs. Transphorm GaN cascode transistor
body diode.......................................................................................................... 137

Figure 4.19: Transphorm GaN cascode transistor body diode $Q_{r r}$ against operating current at di/dt $=1 \mathrm{kA} / \mu \mathrm{s}, V_{i}=400 \mathrm{~V}$ 138

Figure 4.20: Transphorm GaN cascode transistor body diode $Q_{r r}$ against operating voltage at $\mathrm{di} / \mathrm{dt}=1.5 \mathrm{kA} / \mu \mathrm{s}, I_{L}=10 \mathrm{~A}$ 138

Figure 4.21: Transphorm GaN cascode transistor body diode $Q_{r r}$ against di/dt at $V_{i}=480 \mathrm{~V}, I_{L}=10 \mathrm{~A}$ 138

Figure 4.22: Two GaN cascode devices in an inverter leg configuration DPT circuit 139

Figure 4.23: Turn-off waveforms, single GaN device along with a SiC and two GaN cascode devices in an inverter leg configuration at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=6 \mathrm{~V}$ and $R_{G}=10 \Omega$ 140

Figure 4.24: Turn-on waveforms, single GaN device along with a SiC and two GaN cascode devices in an inverter leg configuration at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=6 \mathrm{~V}$ and $R_{G}=10 \Omega$ 140

Figure 4.25: Two Transphorm transistors in an inverter leg configuration switching energy losses over: a) $V_{i}$ with $I_{L}=10 \mathrm{~A}, R_{G}=10 \Omega$ and $V_{D D}=6 \mathrm{~V}$, b) $I_{L}$ with $V_{i}=400 \mathrm{~V}, R_{G}=10 \Omega$ and $V_{D D}=6 \mathrm{~V}$, c) $V_{D D}$ with $V_{i}=400 \mathrm{~V}, I_{L}=5 \mathrm{~A}$ and $R_{G}=10 \Omega$, d) $R_{G}$ with $V_{i}=400 \mathrm{~V}, I_{L}=5 \mathrm{~A}$ and $V_{D D}=6 \mathrm{~V}$. 142

Figure 4.26: Total switching energy losses, two GaN transistors in an inverter leg configuration. Simple model vs. practical measurements. $V_{D D}=6 \mathrm{~V}$ and $R_{G}=10 \Omega$

Figure 4.27: Energy losses, two GaN transistors in an inverter leg configuration. Simple model vs. practical measurements using measured $Q_{r r}$ values to calculate $C_{D}$. $V_{D D}=6 \mathrm{~V}$ and $R_{G}=10 \Omega$
Figure 4.28: Body diode suppression and SiC freewheel diode .............................. 145
Figure 4.29: Two GaN cascode devices in an inverter leg configuration................ 145
Figure 4.30: Two GaN cascode devices in an inverter leg configuration +SiC diode 146

Figure 4.31: MDmesh II super junction Si MOSFET + SiC diode 146

Figure 4.32: Switching energy losses at different voltage and current levels, $V_{D D}=$ $6 \mathrm{~V}(\mathrm{GaN})$ and $10 \mathrm{~V}(\mathrm{Si}) ; R_{G}=10 \Omega$, [107] 148

Figure 4.33: Single GaN Systems cascode device along with a SiC diode switching waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=20 \mathrm{~A}, V_{D D}=6 \mathrm{~V}$ and $R_{G}=5 \Omega$................................... 150

Figure 4.34: GaN Systems transistor + SiC diode switching energy losses over: a) $V_{i}$ with $I_{L}=10 \mathrm{~A}, R_{G}=5 \Omega$ and $V_{D D}=6 \mathrm{~V}$, b) $I_{L}$ with $V_{i}=400 \mathrm{~V}, R_{G}=5 \Omega$ and $V_{D D}=6 \mathrm{~V}$, c) $V_{D D}$ with $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}$ and $R_{G}=5 \Omega$, d) $R_{G}$ with $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}$ and $V_{D D}=10 \mathrm{~V}$ 151

Figure 4.35: Two GaN Systems cascode device in an inverter leg configuration switching waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=14 \mathrm{~A}, V_{D D}=6 \mathrm{~V}$ and $R_{G}=5 \Omega$

Figure 4.36: Two GaN Systems transistors in an inverter leg configuration switching energy losses over: a) $V_{i}$ with $I_{L}=10 \mathrm{~A}, R_{G}=5 \Omega$ and $V_{D D}=6 \mathrm{~V}$, b) $I_{L}$ with $V_{i}=400 \mathrm{~V}$, $R_{G}=5 \Omega$ and $V_{D D}=6 \mathrm{~V}$, c) $V_{D D}$ with $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}$ and $R_{G}=5 \Omega$, d) $R_{G}$ with $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}$ and $V_{D D}=10 \mathrm{~V}$ 152
Figure 5.1: Phase-shifted isolated full-bridge converter circuit schematic.............. 156
Figure 5.2: Modulation strategy ............................................................................. 158
Figure 5.3: Idealised circuit waveforms................................................................. 159
Figure 5.4: Equivalent circuit of the leading leg after $\mathrm{T}_{\mathrm{A} 1}$ is turned-off.................. 162
Figure 5.5: Resonant transition of $v_{A l}$ and $I_{p}$ waveforms after $\mathrm{T}_{\mathrm{Al}}$ is turned-off..... 165
Figure 5.6: Equivalent circuit of the lagging leg after $\mathrm{T}_{\mathrm{B} 2}$ is turned-off.................. 166
Figure 5.7: $V_{\text {rect }}$ waveform during the resonance of $L_{k}$ and the capacitance of the
rectifier diodes............................................................................................................ 167
Figure 5.8: Clamp circuit ....................................................................................... 167
Figure 5.9: $V_{\text {rect }}$ waveform with clamp circuit added.............................................. 168
Figure 5.10: TPH3006LD typical output capacitance at $V_{G S}=0 \mathrm{~V}, \mathrm{~F}=1 \mathrm{MHz},[180]$ 172

Figure 5.11: Leg driver circuit diagram ................................................................. 173
Figure 5.12: E38/8/25 core dimensions, [182]........................................................ 175
Figure 5.13: Transformer turns drawing................................................................ 176
Figure 5.14: Cascode device switching power loss at different current level.
$\mathrm{F}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{i}}=270 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=10 \Omega$ and $\mathrm{V}_{\mathrm{DD}}=6 \mathrm{~V} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ 180 ~$
Figure 5.15: Leg driver board ................................................................................ 182
Figure 5.16: Physical implementation of the GaN power converter (top view) ...... 182
Figure 5.17: Physical implementation of the GaN power converter (side view)..... 183
Figure 5.18: Full-bridge gate signals ..................................................................... 184
Figure 5.19: GaN power converter waveforms at 1.23kW ..................................... 185
Figure 5.20: $V_{\text {SEC }}$ expanded waveform at 1.23 kW ................................................. 185
Figure 5.21: GaN power converter waveforms at 1.5kW ....................................... 186
Figure 5.22: $\mathrm{V}_{\text {SEC }}$ expanded waveform at 1.5 kW ..... 187
Figure 5.23: $\mathrm{I}_{\mathrm{SEC}}$ and $\mathrm{V}_{\mathrm{AB}}$ expanded waveforms, rising edge of $\mathrm{I}_{\mathrm{SEC}}$ at 1.5 kW ..... 187
Figure 5.24: $\mathrm{I}_{\mathrm{SEC}}$ and $\mathrm{V}_{\mathrm{AB}}$ expanded waveforms, falling edge of $\mathrm{I}_{\mathrm{SEC}}$ at 1.5 kW ..... 188
Figure 5.25: GaN power converter loss distribution at $P_{o}=1.5 \mathrm{~kW}, 270 \mathrm{~V}-28 \mathrm{~V}$ ..... 190
Figure 5.26: Transphorm GaN cascode transistor vs SJ Si MOSFET effectiveturn-off power loss under zero voltage switching at $f_{s}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{i}}=270 \mathrm{~V}$,$\mathrm{R}_{\mathrm{G}}=10 \Omega$ and $\mathrm{V}_{\mathrm{DD}}=6 \mathrm{~V}(\mathrm{GaN})$ and $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}(\mathrm{Si})$192
Figure 5.27: HIMAG vs GaN converter transformer (top view) ..... 193
Figure 5.28: HIMAG vs GaN converter transformer (side view) ..... 193
Figure B.1: GaN power converter - full-bridge board layout ..... 229
Figure B.2: GaN power converter - leg driver circuit schematic ..... 230
Figure B.3: GaN power converter - leg driver leading leg board layout, top side .. ..... 231
Figure B.4: GaN power converter - leg driver leading leg board layout, bottom side ..... 232
Figure B.5: GaN power converter - leg driver lagging leg board layout, top side. ..... 233
Figure B.6: GaN power converter - leg driver lagging leg board layout, bottom side ..... 234
Figure B.7: GaN power converter - output filter board layout ..... 235

## List of tables

Table 2.1: Silicon, silicon carbide and gallium nitride characteristics, [11] ..... 35
Table 2.2: Published GaN SBDs - summary of characteristics ..... 59
Table 2.3: Characteristics of main characterised GaN switches ..... 59
Table 2.4: Switching losses for GaN switches at: $400 \mathrm{~V}, 10 \mathrm{~A}$, gate voltage $=8 \mathrm{~V}$ andgate resistor $=0 \Omega$ for GS66508; $500 \mathrm{~V}, 10 \mathrm{~A}$, gate voltage $=3.5 \mathrm{~V}$, turn-off gateresistor $=10 \Omega$ and turn-on gate resistor $=33 \Omega$ for PGA26C09DV; 400V, 10A, gatevoltage $=10 \mathrm{~V}$ and gate resistor $=0 \Omega$ for TPH3006PD60
Table 3.1: Si MOSFET equivalent capacitances at $V_{D S-S i}=22 \mathrm{~V}$. ..... 97
Table 3.2: GaN HEMT equivalent capacitances ..... 99
Table 3.3: Freewheeling SCS210AJ SiC diode time related equivalent capacitance at $V_{R}=200 \mathrm{~V}$ and $V_{R}=400 \mathrm{~V}$. ..... 100
Table 3.4: Model parameters at different conditions ..... 100
Table 3.5: Constant model parameters ..... 100
Table 3.6: Model and experimental measurements' turn-off switching times at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=1 \Omega$ and $R_{G}=15 \Omega$ ..... 107
Table 4.1: Parasitic elements of double pulse tester boards. ..... 121
Table 4.2: Layout design implementation on the fabricated double pulse tester boards ..... 122
Table 4.3: Estimated propagation delays ..... 123
Table 4.4: Estimated power loop inductances ..... 127
Table 4.5: Si MOSFETs' double pulse tester board estimated power loop inductances ..... 128
Table 4.6: Si MOSFETs' switching times at $V_{D D}=10 \mathrm{~V}$ and $R_{G}=10 \Omega$ over different operating conditions ..... 129
Table 4.7: Si MOSFETs' switching times at $V_{D D}=10 \mathrm{~V}$ and $R_{G}=10 \Omega$ over different operating conditions ..... 129
Table 4.8: Switching times, GaN cascode device and SiC diode vs two GaN cascode devices in an inverter leg configuration ..... 140
Table 4.9: Measured $Q_{r r}$ values at different conditions and their equivalent diode capacitance at $V_{D D}=6 \mathrm{~V}$ and $R_{G}=10 \Omega$ ..... 144
Table 5.1: Converter initial specification ..... 169
Table 5.2: HR T30.20 PCB characteristics, [179] ..... 170
Table 5.3: Time related output capacitance of TPH3006LD at 270V ..... 171
Table 5.4: Measured leakage inductance and windings' AC resistance of different winding arrangements at 1 MHz ..... 176
Table 5.5: Transformer primary and secondary windings inductance measurements ..... 177
Table 5.6: STPS200170TV1 main electrical parameters ..... 178
Table 5.7: Output inductor main parameters ..... 178
Table 5.8: 3F4 Steinmetz equation coefficients ..... 180
Table 5.9: Converter measured parameters at $1.5 \mathrm{~kW}, 270 \mathrm{~V}-28 \mathrm{~V}$ ..... 189
Table 5.10: Summary of losses calculation at $1.5 \mathrm{~kW}, 270 \mathrm{~V}-28 \mathrm{~V}, 1 \mathrm{MHz}$ and ambient temperature $=23^{\circ} \mathrm{C}$ ..... 189
Table 5.11: Weight and volume comparison of the transformer used in the 1 MHz GaN converter and a 100 kHz Si-based converter equivalent transformer ..... 194
Table 5.12: Weight and volume comparison of the output filter inductor used in the 1 MHz GaN converter and a 100 kHz Si-based converter equivalent inductor ..... 194

## List of symbols

| Symbol | Meaning |
| :---: | :---: |
| A | Area |
| $A_{c}$ | Transformer core cross section area |
| $A C R$ | Inductor alternating current resistance |
| B | Magnetic flux density |
| BW | Bandwidth |
| c | Speed of light in free space |
| $C_{A}$ | Converter output capacitance of any leading leg switch |
| $C_{A 1}$ | Transistor $\mathrm{T}_{\mathrm{Al}}$ output capacitance |
| $C_{A 2}$ | Transistor $\mathrm{T}_{\mathrm{A} 2}$ output capacitance |
| $C_{B}$ | Converter output capacitance of any lagging leg switch |
| $C_{B 1}$ | Transistor $\mathrm{T}_{\mathrm{B} 1}$ output capacitance |
| $C_{B 2}$ | Transistor $\mathrm{T}_{\mathrm{B} 2}$ output capacitance |
| $C_{D}$ | Diode capacitance |
| $C_{\text {DS-GaN }}$ | GaN HEMT drain to source capacitance |
| $C_{\text {DS-Si }}$ | Si MOSFET drain to source capacitance |
| $C_{\text {DS-Si(TR) }}$ | Time related Si MOSFET drain to source capacitance |
| $C_{G D-G a N}$ | GaN HEMT gate to drain capacitance |
| $C_{G D-S i}$ | Si MOSFET gate to drain capacitance |
| $C_{G D-S i(T R)}$ | Si MOSFET time related gate to drain capacitance |
| $C_{G S-G a N}$ | GaN HEMT gate to source capacitance |
| $C_{G S-S i}$ | Si MOSFET gate to source capacitance |
| $C_{\text {iss-Si }}$ | Si MOSFET input capacitance |
| $C_{o}$ | Converter output filter capacitance |


| $C_{\text {oss }}$ | Transistor output capacitance at a particular drain to source voltage |
| :---: | :---: |
| $C_{\text {oss(TR) }}$ | Time related transistor output capacitance |
| $C_{\text {oss-GaN }}$ | GaN HEMT output capacitance |
| $C_{\text {oss-Si }}$ | Si MOSFET output capacitance |
| $C_{\text {rect }}$ | Rectifier diode capacitance at a specific reverse voltage |
| $C_{\text {(TR) }}$ | Time related capacitance |
| $D C R$ | Inductor direct current resistance |
| $D_{\text {IL }}$ | Diode induced switching loss |
| $E_{D-G a N}$ | Energy dissipated in the channel of the GaN HEMT |
| $E_{D-S i}$ | Energy dissipated in the channel of the Si MOSFET |
| $E_{f f}$ | Efficiency |
| $E_{\text {off }}$ | Transistor switching energy loss during turn-off |
| $E_{\text {off-3 }}$ | Energy loss during turn-off stage 3 |
| $E_{\text {on }}$ | Transistor switching energy loss during turn-on |
| $E_{\text {on-2 }}$ | Energy loss during turn-on stage 2 |
| $E_{\text {on-3 }}$ | Energy loss during turn-on stage 3 |
| $E_{\text {on-4 }}$ | Energy loss during turn-on stage 4. |
| ESR | Capacitor equivalent series resistor |
| $E_{S-G a N}$ | Energy stored in the output capacitance of the GaN HEMT |
| $E_{S-S i}$ | Energy stored in the output capacitance of the Si MOSFET |
| $E_{T}$ | Transistor total switching energy loss |
| $f$ | Small signal evaluation frequency |
| $f_{s}$ | Switching frequency |
| $g$ | Transistor transconductance |
| $g_{m-G a N}$ | GaN HEMT transconductance |
| $g_{m-S i}$ | Si MOSFET transconductance |


| $i_{\text {cascode }}(t)$ | Instantaneous cascode device current that can be measured |
| :---: | :---: |
| $i_{C A 1}$ | Capacitor $C_{A l}$ current |
| $i_{C A 2}$ | Capacitor $C_{A 2}$ current |
| $i_{\text {CDmax-off }}$ | Maximum diode reverse current during turn-off |
| $i_{\text {CDmax-on }}$ | Maximum diode reverse current during turn-on |
| $i_{\text {CDS-GaN }}(t)$ | Instantaneous GaN HEMT drain to source capacitance current |
| $i_{C D S-S i}(t)$ | Instantaneous Si MOSFET drain to source capacitance current |
| $i_{C D}(t)$ | Instantaneous diode capacitance reverse current |
| $i_{C G D-G a N}(t)$ | Instantaneous GaN HEMT gate to drain capacitance current |
| $i_{C G D-S i}(t)$ | Instantaneous Si MOSFET gate to drain capacitance current |
| $i_{C G S-S i}(t)$ | Instantaneous Si MOSFET gate to source capacitance current |
| $i_{\text {Dmax }}$ | Switch maximum drain current |
| $i_{D}(t)$ | Instantaneous switch drain current |
| $i_{\text {D-GaNmax }}$ | Maximum GaN HEMT channel current |
| $i_{\text {D-GaN }}(t)$ | Instantaneous GaN HEMT channel current |
| $i_{\text {D-Simax }}$ | Maximum Si MOSFET channel current |
| $i_{D-S i}(t)$ | Instantaneous Si MOSFET channel current |
| $i_{G}(t)$ | Instantaneous gate current |
| $i_{L O}$ | Instantaneous converter output filter inductor current |
| $i_{S-S i}$ | Si MOSFET source current |
| $I_{\text {D-ON }}$ | Transistor on-state current |
| $I_{F}$ | Diode forward current |
| $I_{i}$ | Converter input current |
| $I_{L}$ | Double pulse tester evaluation current |
| $I_{L O}$ | Output inductor current at the overlap instant |


| $I_{\text {mag }}$ | Transformer magnetising current |
| :---: | :---: |
| $I_{o}$ | Average value or DC component of a converter output voltage |
| $I_{p}$ | Transformer primary current |
| $I_{\text {prim }}$ | Output current reflected to the primary winding |
| $I_{R}$ | Transistor reverse conduction current |
| $I_{S E C}$ | Secondary winding current |
| $I_{s s}$ | Current switching speed |
| $k$ | Steinmetz equation constant |
| $l$ | Length |
| $L_{D}$ | Cascode device drain parasitic inductance |
| $L_{G}$ | Cascode device gate parasitic inductance |
| $L_{\text {int } 1}$ | Cascode device parasitic inductance common to the GaN HEMT and the Si MOSFET power loops |
| $L_{\text {int } 2}$ | Cascode device GaN HEMT gate parasitic inductance |
| $L_{i n t 3}$ | Cascode device parasitic inductance common to the GaN |
|  | power loop and the Si MOSFET control and power loops |
| $L_{k}$ | Transformer primary leakage inductance |
| $L_{o}$ | Converter output filter inductance |
| $L_{\text {powerloop }}$ | Power loop inductance |
| $L_{\text {prim }}$ | Transformer primary self-inductance |
| $L_{S}$ | Cascode device common source parasitic inductance |
| $N$ | Transformer turns ratio, 1:N |
| $N_{P}$ | Number of turns of the transformer primary winding |
| $p_{\text {off }}$ | Instantaneous power during turn-off |
| $p_{\text {on }}$ | Instantaneous power during turn-on |
| $P_{c}$ | Output filter capacitor power dissipation |
| $P_{\text {clamp }}$ | Clamp circuit power dissipation |


| $P_{c v}$ | Transformer core loss per volume unit |
| :---: | :---: |
| $P_{\text {Diode }}$ | Rectifier diode conduction power loss |
| $P_{\text {Diode-SW }}$ | Rectifier diodes switching loss |
| $P_{\text {driver }}$ | Transistor driver power loss |
| $P_{i}$ | Converter input power |
| $P_{L}$ | Filter inductor power loss |
| $P_{o}$ | Converter output power |
| $P_{Q C}$ | Transistor conduction power loss |
| $P_{T}$ | Converter total power loss |
| $P_{T C}$ | Transformer core power loss |
| $Q$ | Inductor quality factor |
| $Q_{G D}$ | Transistor gate to drain charge |
| $Q_{r r}$ | Diode reverse recovery charge |
| $R_{A C}$ | Windings' AC resistance |
| $R_{\text {clamp }}$ | Clamp circuit resistance |
| $R_{D C}$ | Transformer windings' DC resistance |
| $R_{\text {DS-ON }}$ | Transistor on-state resistance |
| $R_{G}$ | Gate resistor |
| $R_{L}$ | Load resistance |
| $t_{P D}$ | Propagation delay time |
| $t_{r}$ | Rise time |
| $t_{\text {l-OFF }}$ | $\mathrm{S}_{\text {1-OFF }}$ end time |
| $t_{1-O N}$ | $\mathrm{S}_{1-\mathrm{ON}}$ end time |
| $t_{2-O F F}$ | $\mathrm{S}_{2 \text {-OFF }}$ end time |
| $t_{2-O N}$ | $\mathrm{S}_{2 \text {-ON }}$ end time |
| $t_{3-O F F}$ | $\mathrm{S}_{3 \text {-off }}$ end time |
| $t_{3-O N}$ | $\mathrm{S}_{3 \text {-ON }}$ end time |


| $T$ | Switching period |
| :---: | :---: |
| $T_{D}$ | Dead time |
| $T_{j}$ | Junction temperature |
| $T_{O L}$ | Overlap period |
| $T_{\text {res }}$ | Duration of the resonant transition in the converter leading leg |
| $v_{A 2}$ | Bottom side leading leg transistor drain to source voltage |
| $v_{B 2}$ | Bottom side lagging leg transistor drain to source voltage |
| $v_{D S}(t)$ | Switch drain to source voltage |
| $v_{\text {DS-cascode }}(t)$ | Instantaneous cascode device drain to source voltage that can be measured |
| $v_{D S-G a N}(t)$ | Instantaneous GaN HEMT drain to source voltage |
| $v_{\text {DS-GaN }}\left(t_{3-O F F}\right)$ | GaN HEMT drain-source voltage at the end of $\mathrm{S}_{3 \text {-off }}$ |
| $v_{\text {DS-Simax }}$ | Maximum Si MOSFET drain to source voltage |
| $v_{D S-S i}(t)$ | Instantaneous Si MOSFET drain to source voltage |
| $v_{D S-S i}\left(t_{2-O F F}\right)$ | Si MOSFET drain to source voltage at the end of $\mathrm{S}_{2 \text {-OFF }}$ |
| $v_{D S-S i}\left(t_{2-O N}\right)$ | Si MOSFET drain to source voltage at the end of $\mathrm{S}_{2 \text {-ON }}$ |
| $v_{D S-S i}\left(t_{3-O F F}\right)$ | Si MOSFET drain to source voltage at the end of $\mathrm{S}_{3 \text {-OFF }}$ |
| $v_{D S-S i}\left(t_{3-O N}\right)$ | Si MOSFET drain to source voltage at the end of $\mathrm{S}_{3-\mathrm{ON}}$ |
| $v_{D}(t)$ | Instantaneous diode reverse voltage |
| $\nu_{F}$ | Velocity factor |
| $v_{G D-G a N}(t)$ | Instantaneous GaN HEMT gate to drain voltage |
| $v_{G D-S i}(t)$ | Instantaneous Si MOSFET gate to drain voltage |
| $v_{G S H}(t)$ | Top side switch gate to source voltage |
| $v_{G S L}(t)$ | Bottom side switch gate to source voltage |
| $v_{G S}(t)$ | Switch gate to source voltage |
| $v_{G S-G a N}(t)$ | Instantaneous GaN HEMT gate to source voltage |
| $v_{G S-S i}(t)$ | Instantaneous Si MOSFET gate to source voltage |


| $v_{G S-S i}\left(t_{l-O F F}\right)$ | Si MOSFET gate to source voltage at the end of $\mathrm{S}_{1 \text {-OFF }}$ |
| :---: | :---: |
| $v_{G S-S i}\left(t_{l-O N}\right)$ | Si MOSFET gate to source voltage at the end of $\mathrm{S}_{1-\mathrm{ON}}$ |
| $v_{G S-S i}\left(t_{2-O F F}\right)$ | Si MOSFET gate to source voltage at the end of $\mathrm{S}_{2 \text {-OFF }}$ |
| $v_{G S-S i}\left(t_{2-O N}\right)$ | Si MOSFET gate to source voltage at the end of $\mathrm{S}_{2 \text {-ON }}$ |
| $v_{G S-S i}\left(t_{3-O F F}\right)$ | Si MOSFET gate to source voltage at the end of $\mathrm{S}_{3 \text {-OFF }}$ |
| $v_{G S-S i}\left(t_{3-O N}\right)$ | Si MOSFET gate to source voltage at the end of $\mathrm{S}_{3 \text { - }}$ on |
| $v_{L k}$ | Leakage inductance voltage drop |
| $V_{A}$ | Bottom side leading leg transistor drain to source voltage |
| $V_{A B}$ | Difference between $v_{A 2}$ and $v_{B 2}$ or between $V_{A}$ and $V_{B}$ |
| $V_{B}$ | Bottom side lagging leg transistor drain to source voltage |
| $V_{\text {clamp }}$ | Clamp circuit voltage |
| $V_{D D}$ | Gate driver positive voltage |
| $V_{\text {DS-GaN }}(s)$ | GaN HEMT drain to source voltage in the Laplace domain |
| $V_{\text {DS-OFF }}$ | Transistor off-state voltage |
| $V_{D S-S i}(s)$ | Si MOSFET drain to source voltage in the Laplace domain |
| $V_{F}$ | Diode forward voltage |
| $V_{G S-S i}(s)$ | Si MOSFET gate to source voltage in the Laplace domain |
| $V_{i}$ | Average value or DC component of a converter or test circuit input voltage |
| $V_{L S}$ | Voltage drop due to circuit stray inductance |
| $V_{o}$ | Average value or DC component of a converter output voltage |
| $V_{R}$ | Diode reverse voltage |
| $V_{\text {rect }}$ | Rectifier voltage |
| $V_{S E C}$ | Secondary winding voltage |
| $V_{T H-G a N}$ | Threshold voltage of the GaN HEMT in a cascode device |
| $V_{\text {TH-Si }}$ | Threshold voltage of the Si MOSFET in a cascode device |
| $Z_{D S-S i}$ | Si MOSFET drain to source impedance |


| $Z_{G D-S i}$ | Si MOSFET gate to drain impedance |
| :--- | :--- |
| $Z_{G S-S i}$ | Si MOSFET gate to source impedance |
| $\alpha$ | Steinmetz equation constant |
| $\beta$ | Steinmetz equation constant |
| $\delta$ | Shift delay control variable |
| $\Delta I_{L o}$ | Output inductor ripple current |
| $\Delta V_{o}$ | Output voltage ripple |
| $\varepsilon$ | Skin depth |
| $\omega$ | Angular frequency |

## List of abbreviations

| Abbreviation | Meaning |
| :--- | :--- |
| 2DEG | Two Dimensional Electron Gas |
| ACFP | Anode Connected Field Plates |
| APEC | Applied Power Electronics Conference |
| CVR | Current Viewing Resistor |
| DBC | Direct Bound Copper |
| DPT | Double Pulse Tester |
| DUT | Device Under Test |
| EMC | Electromagnetic Compatibility |
| EMI | Equivalent Series Resistor |
| ESR | Electric Vehicle |
| EV | Gate Injection Transistor |
| GIT | High Current Source/Measure Unit |
| HCSMU | High Electron Mobility Transistor |
| HEMT | Hybrid Electric Vehicle |
| HEV | Lignsulator Semiconductor |
| HVSMU | High Voltage Source/Measure Unit |
| IC | Integrated Circuit |
| IGBT | Light Detection and Ranging Field Effect Transistor Bipolar Transistor |
| JFET | LED |


| MOSFET | Metal-Oxide-Semiconductor Field-Effect Transistor |
| :--- | :--- |
| PCB | Printed Circuit Board |
| PFC | Power Factor Correction |
| PQFN | Power Quad Flat No-leads |
| PTH | Plated-Through Hole |
| PV | Photo-Voltaic |
| PWM | Pulse Width Modulation |
| RF | Radio Frequency |
| SBD | Schottky Barrier Diode |
| SJ | Surface Junction Mount Device |
| SMD | Television |
| TV | Uninterruptible Power Supply |
| UPS | Zero Voltage Switching |
| ZVS |  |

## Modelling, characterisation and application of GaN switching devices

A thesis submitted to the University of Manchester for the degree of Doctor of Philosophy.

Luis Carlos Murillo Carrasco

$28^{\text {th }}$ of March, 2016


#### Abstract

The recent application of semiconductor materials, such as GaN , to power electronics has led to the development of a new generation of devices, which promise lower losses, higher operating frequencies and reductions in equipment size.

The aim of this research is to study the capabilities of emerging GaN power devices, to understand their advantages, drawbacks, the challenges of their implementation and their potential impact on the performance of power converters.

The thesis starts by presenting the development of a simple model for the switching transients of a GaN cascode device under inductive load conditions. The model enables accurate predictions to be made of the switching losses and provides an understanding of the switching process and associated energy flows within the device. The model predictions are validated through experimental measurements. The model reveals the suitability of the cascode device to soft-switching converter topologies.

Two GaN cascode transistors are characterised through experimental measurement of their switching parameters (switching speed and switching loss). The study confirms the limited effect of the driver voltage and gate resistance on the turn-off switching process of a cascode device.

The performance of the GaN cascode devices is compared against state-of-the-art super junction Si transistors. The results confirm the feasibility of applying the GaN cascode devices in half and full-bridge circuits.

Finally, GaN cascode transistors are used to implement a $270 \mathrm{~V}-28 \mathrm{~V}$, 1.5 kW , 1 MHz phase-shifted full-bridge isolated converter demonstrating the use of the devices in soft-switching converters. Compared with a 100 kHz silicon counterpart, the magnetic component weight is reduced by $69 \%$ whilst achieving a similar efficiency of $91 \%$.


## Declaration

No portion of the work referred to in the thesis has been submitted in support of an application for another degree or qualification of this or any other university or other institute of learning.

## Copyright statement

The author of this thesis (including any appendices and/or schedules to this thesis) owns certain copyright or related rights in it (the "Copyright") and he has given The University of Manchester certain rights to use such Copyright, including for administrative purposes.

Copies of this thesis, either in full or in extracts and whether in hard or electronic copy, may be made only in accordance with the Copyright, Designs and Patents Act 1988 (as amended) and regulations issued under it or, where appropriate, in accordance with licensing agreements which the University has from time to time. This page must form part of any such copies made.

The ownership of certain Copyright, patents, designs, trade marks and other intellectual property (the "Intellectual Property") and any reproductions of copyright works in the thesis, for example graphs and tables ("Reproductions"), which may be described in this thesis, may not be owned by the author and may be owned by third parties. Such Intellectual Property and Reproductions cannot and must not be made available for use without the prior written permission of the owner(s) of the relevant Intellectual Property and/or Reproductions.

Further information on the conditions under which disclosure, publication and commercialisation of this thesis, the Copyright and any Intellectual Property and/or Reproductions described in it may take place is available in the University IP Policy (see http://documents.manchester.ac.uk/DocuInfo.aspx?DocID=487), in any relevant Thesis restriction declarations deposited in the University Library, The University Library's regulations (see http://www.manchester.ac.uk/library/aboutus/regulations) and in The University's policy on Presentation of Theses.

## Dedication

To my wife, for her unconditional love and support during these years and for being my inspiration.

To my mother, father, and sister, for their belief, patience and unquestionable support.

## Acknowledgement

I would like to express my gratitude to my supervisor, Professor Andrew Forsyth, for his guidance and support during my PhD studies. His expertise and advice were invaluable.

I would like to thank to the National Council of Science and Technology of Mexico (CONACyT), the Public Ministry of Education of Mexico (SEP) and the Mexican Government for sponsoring my studies.

Special thanks to the Tecnológico de Monterrey, Campus Chihuahua for its continuous support.

Thanks a lot to Dr Gerardo Calderon Lopez for his help and advice. His insights and suggestions were very valuable for this research. Thanks to Alejandro Villarruel Parra for his help and guidance.

Finally, thanks to all my friends of the University of Manchester for their friendship.

## Chapter 1: Introduction

### 1.1 Background

Global warming has become a major concern in recent years. The effects of climate change are visible and are resulting in societies taking action to reduce $\mathrm{CO}_{2}$ emissions. The general consensus is that to limit the temperature rise to $2^{\circ} \mathrm{C}$ above pre-industrial levels, the $\mathrm{CO}_{2}$ emissions with respect to 2008 need to be cut by half by 2050, [1]. Developed countries are targeting even higher reductions, for example, the United Kingdom is targeting $80 \%$, [2].

In 2012, electricity and heating were the source of $42 \%$ of global $\mathrm{CO}_{2}$ emissions whilst transport was responsible for $23 \%$, [3]. Reductions in these areas would result in significant reductions overall since they represent $65 \%$ of the total emissions.

The global demand for energy is continuously growing; forecasts indicate that electricity generation will grow from 20.2 trillion kWh in 2010 to 39 trillion kWh by 2040, [4], close to an $100 \%$ increase. Clean energy sources must meet this additional demand and replace part of the current demand if $\mathrm{CO}_{2}$ emissions are to be reduced. Solar and wind energies are very promising options to replace fossil fuel generation, but the costs of these technologies need to decrease if they are to be widely used.

Transport, the second largest generator of $\mathrm{CO}_{2}$ emissions is another great opportunity area. Hybrid and full electric cars have become available in the last years, however they are also more expensive than their conventional counterparts limiting their adoption. Meanwhile, the aerospace sector is implementing the concept of the more electric aircraft (MEA) where pneumatic, mechanical and hydraulic systems are replaced by electrical systems to increase efficiency as well as reducing maintenance costs.

Power electronic converters are a fundamental part of all these developments. A DC-DC converter and an inverter are needed to interface a photo-voltaic (PV) array with the AC electrical grid, [5, 6], whilst rectifiers and inverters are required as part of the systems to convert the energy produced by wind turbines into the AC electrical grid, [7]. Hybrid and fully electric vehicles require power converters to transform the energy from the DC energy source such as a battery or fuel cell to the

AC motor, whilst AC-DC converters are used to charge the battery from the electrical grid in the case of plug-in vehicles. In addition, power converters are needed to supply the multiple auxiliary loads such as climate control, actuators, driver information, security and entertainment systems.

Similarly, multiple power converters are employed within MEA systems to interface generators with load equipment, [8].

To enable this range of new applications, power electronic converters need to be more efficient, compact, reliable and cheaper. Furthermore, power converters are not just in new technologies, they can be found in almost every electrical device such as laptops, cell phones, appliances, motors, pumps, heaters, lighting, servers, and industrial applications. Improvements in power converters will result in energy savings in these applications as well.

Silicon switching devices have been the overwhelming power device technology in recent decades, with the metal-oxide-semiconductor field-effect transistor (MOSFET) being the key device for lower power, higher frequency applications.

Si MOSFET technology has gradually improved as reflected in its figures of merit. The main figures of merit that are used to compare different technologies are the on-state resistance normalised to a unit of area $\left(R_{D S \text {-ON }}{ }^{*} A\right)$ and the gate to drain charge normalised to the on-state resistance $\left(R_{D S-O N} * Q_{G D}\right)$, [9], $Q_{G D}$ charging and discharging processes determine the voltage switching time which is the main factor impacting the switching losses of an unipolar power device, [10]. The first figure of merit gives an indication of how the conduction losses compare between technologies whilst the second gives an indication of the potential difference in switching loss.

Each technology has a limit in the minimum $R_{D S-O N} * A$ (called the specific on-resistance) that can be achieved for a specific breakdown voltage, for example, the limit is around $50 \mathrm{~m} \Omega * \mathrm{~cm}^{2}$ at 600 V for silicon. Current Si devices are very close to the limit, [11-13].

New developments such as the super junction Si MOSFET have pushed the performance of Si devices beyond the theoretical limit by introducing
three-dimensional structures which use the chip area more effectively at higher cost, [11].

New materials such as SiC and GaN are emerging as alternatives to Si potentially allowing significant improvements to the figure of merit of switching devices. Thanks to their wider band-gap energy, it is possible to fabricate smaller devices for a particular breakdown voltage with similar or smaller on-state resistance compared with Si devices. The reduction of size is accompanied by reductions in charge improving the $R_{D S-O N} * Q_{G D}$ figure of merit and suggesting lower device switching losses for a given on-state resistance. Figure 1.1 presents the theoretical one-dimensional limit for Si and the new wide band-gap materials, [14].


Figure 1.1: Specific on-resistance versus breakdown voltage one-dimensional limit for $\mathrm{Si}, \mathrm{SiC}$ and $\mathrm{GaN},[14]$

GaN presents the lowest theoretical value of specific on-resistance and indicates the possibility of reaching the best figure of merit. The reduction of switching losses allows the switching frequency to be increased, reducing the size of magnetic devices and output filters and resulting in a smaller and cheaper system.

### 1.2 Scope

This research work focuses on GaN devices rated around 600 V for converter applications between 200 V and 400 V . GaN devices in this operating range were in early development at the beginning of this research, prototype samples were barely available and only in cascode configuration, therefore, this work has investigated cascode switching devices.

### 1.3 Research objectives

The objectives of this research are:

1. To develop a simple analytical model of the cascode switching transients which provides an understanding of the switching processes, and forms a basis for converter design including the estimation of turn-off/on switching losses.
2. To characterise the switching behaviours of emerging GaN devices in terms of switching speed, energy losses and their relation with operating and driving parameters. To compare the results against state-of-the-art Si devices.
3. To identify applications and topologies that best exploit the characteristics of GaN devices and to quantify the performance gains through the development of a demonstrator.

### 1.4 Significance of the work

Although other work presents analytical models of the switching transients of cascode GaN devices, these are very complex or very simple. The model developed here allows the derivation of time domain equations for the main electrical variables of the circuit in a simple way without significantly sacrificing accuracy. Plots of the switching transients are easily generated using the time domain equations and the energy losses can be tracked in either of the two devices forming the cascode configuration, allowing a better understanding of the switching process.

Practical results of GaN devices have been presented in other publications. However, much of this work considers an elementary switching cell formed by the test device
and a SiC diode. This work extends the study to consider two GaN cascode devices in an inverter leg configuration which is a key part of half and full-bridge converter topologies. This work demonstrates the viability of operating the devices in this mode and the simple model can be used to estimate losses.

Energy loss results for two different GaN cascode devices are presented allowing comparison of characteristics and the identification of common features such as the insensitivity of the turn-off energy losses to the drive circuit voltage and the gate resistor.

The application of the GaN devices in a soft-switching DC-DC power converter for the aerospace sector highlights the benefits of this technology to increase the switching frequency. It was increased ten times with respect to the typical Si-based solution at similar efficiency ( $>91 \%$ ). This allowed a reduction of $58 \%$ in volume and $69 \%$ of weight in the transformer, whilst a reduction of $94 \%$ in volume and $84 \%$ in weight is achieved for the output filter inductor with respect to its Si-based counterpart.

### 1.5 Thesis structure

The thesis is divided in six chapters.

Chapter 1 presents the introduction of the research frame work, its scope and objectives.

Chapter 2 presents the literature review. GaN material characteristics are compared against Si and SiC . The devices that are fabricated using GaN are summarised. Previous characterisation work is analysed. The challenges posed by GaN devices and the proposed solutions are described. Finally, the potential application of the devices is explored and the GaN-based converter demonstrations are summarised.

Chapter 3 introduces the development of a simple analytical model. It presents the switching transients divided into four stages. The equivalent circuits and derivation of equations for each stage are shown. The simple model is validated using experimental measurements and later used to analyse the effect of different driving conditions in the switching waveforms. The Chapter concludes with an analysis of how the switching energy loss is distributed between the devices of the cascode.

Chapter 4 presents the practical testing of GaN devices. The study focuses on cascode devices. Transphorm and GaN Systems parts are evaluated along with a SiC diode and in an inverter leg configuration under inductive load conditions. The effects of operating and driving conditions are presented and discussed. The results of the Transphorm device are compared against state-of-the-art super junction Si MOSFETs at different operating conditions.

Chapter 5 shows the design of a $1 \mathrm{MHz}, 1.5 \mathrm{~kW}$ and $270 \mathrm{~V}-28 \mathrm{~V}$ phase-shifted full-bridge isolated converter using GaN cascode devices. The performance benefits of using GaN devices are quantified and discussed.

Chapter 6 presents the conclusions of the research work, its contributions and identifies further research opportunities.

## Chapter 2: Literature review

### 2.1 Introduction

The objective of this Chapter is to review the development of GaN technology in power electronics. First, the characteristics of wide bandgap materials are presented. GaN and SiC technologies are discussed next and the advantages of GaN are identified. GaN diodes and switches are reviewed including their internal structures and characterisation results; special attention is given to the cascode connection. One of the main obstacles of GaN technology, the current collapse or dynamic $R_{D S-O N}$ phenomenon, is reviewed in detail. The potential application fields of GaN devices along with some performance results are shown. Driving, thermal and instrumentation aspects of GaN devices and applications are also discussed.

### 2.2 Wide band-gap materials

SiC and GaN materials are the most promising alternatives to Si in the near term. The main characteristics of these materials are presented in Table 2.1 (extracted from [11]) to illustrate their advantages.

Table 2.1: Silicon, silicon carbide and gallium nitride characteristics, [11]

| Property | Si | 4H-SiC | GaN |
| :---: | :---: | :---: | :---: |
| Band-gap energy $(\mathrm{eV})$ | 1.12 | 3.26 | 3.39 |
| Intrinsic carrier concentration $\left(\mathrm{cm}^{-3}\right)$ | $1.4 \times 10^{10}$ | $8.2 \times 10^{-9}$ | $1.9 \times 10^{-10}$ |
| Critical Field $(\mathrm{MV} / \mathrm{cm})$ | 0.23 | 2.2 | 3.3 |
| Electron mobility $\left(\mathrm{cm}^{2} /(\mathrm{Vs})\right)$ | 1400 | 950 | 1500 |
| Thermal conductivity $(\mathrm{W} /(\mathrm{cm} \mathrm{K}))$ | 1.5 | 3.8 | 1.3 |

The band-gap energy is the energy required to move an electron from the valence band to the conduction band. If the band-gap is higher, a thinner layer or shorter length of material is required to support a particular breakdown voltage. Of the three materials, GaN presents the highest band-gap energy value, $4 \%$ higher than $4 \mathrm{H}-\mathrm{SiC}$ and both are around three times higher than Si . This allows the fabrication of devices that exceed the Si limit as shown in Figure 1.1. In addition, the higher band-gap energy allows higher temperature operation, $[15,16]$. The materials could operate at
such high temperature that the maximum temperature of a device would be set by the packaging and the formation of contacts rather than the material itself, [15].

The much lower intrinsic carrier concentration in SiC and GaN suggests that devices made from these materials would have smaller leakage current, [11].

The critical field which is proportional to the band-gap energy determines the breakdown voltage of a device indicating that SiC and GaN devices of a particular material thickness can support a larger voltage than a silicon device.

The electron mobility within the material is related to its conduction resistance. GaN presents the highest electron mobility while SiC presents the poorest.

Finally, SiC has the highest thermal conductivity, almost three times that of GaN , which has the lowest value (slightly smaller than Si ). This property potentially allows SiC devices to operate at higher ambient temperatures and current densities when compared against the other two materials for the same power loss.

Therefore both wide band-gap materials offer the possibility of building smaller devices at a specific breakdown voltage when compared against silicon. The slightly higher bandgap energy and superior electron mobility of GaN in comparison with SiC indicates the potential of the material for power device applications. The superior electron mobility of GaN is enhanced by the two dimensional electron gas (2DEG) that is formed at the interface between GaN and aluminium gallium nitride ( AlGaN ) materials, and represents one of the main advantages of GaN against SiC since smaller conduction losses are obtained at higher electron mobility.

On the other hand, SiC offers the possibility of operating at higher temperatures when compared with GaN because of its superior thermal conductivity.

### 2.3 Application of wide band-gap materials in power devices

SiC is the more mature wide band-gap technology for power devices. Schottky barrier diodes (SBDs) in the range of $600 \mathrm{~V}-1200 \mathrm{~V}$ have been commercially available for some years and 1700V SBDs are being offered by Wolfspeed, [17]. In contrast, transistors have become generally available in the last two to three years.

On the other hand, GaN is widely used in lighting and lately in the radio frequency (RF) area but its application for high voltage power devices is relatively new. At higher voltages (around 1200 V and above) vertical structures, where the current flows through the device including the substrate, are needed and the structure requires the substrate to be made of the same base material, [18]. The high defects' density of GaN substrates has prevented the development of GaN vertical devices. In contrast, SiC substrates are significantly cheaper and have significantly higher quality than GaN ones, [19], leading to the development of SiC devices in this voltage range, [18].

Various different substrates have been used to grow GaN layers overcoming the issues of GaN as a substrate, for example sapphire, Si and $\mathrm{SiC} . \mathrm{GaN}$ on sapphire devices have been demonstrated but the poor thermal conductivity of sapphire limits the performance. GaN on Si devices have better thermal conductivity than sapphire and are significantly cheaper than the other substrate options, [19]. Lateral device structures (where all the terminals are in the same side of the device and the current flows close to the surface) are normally manufactured when using different substrates which can limit the achievable breakdown voltage of the devices. Although GaN on Si lateral devices up to 2200 V have been demonstrated by removing the Si substrate, [20], most of the commercially available devices are rated around 600 V and below.

GaN on Si devices have a significant cost advantage compared with SiC and the cost is predicted to approach Si levels. Some companies such as EPC are predicting that GaN on Si devices rated at 600 V and below will become cheaper than their Si counterparts, [18], mainly due to the economies of scale with large size silicon wafers.

In addition, since GaN devices are physically smaller, more devices per wafer can be manufactured.

Si has the advantage of decades of development and power devices are fabricated in vertical structures in wafers of up to $300 \mathrm{~mm},[21]$. SiC is manufactured in wafers of 100 mm of diameter and 150 mm are being developed, [22]. GaN on Si normally uses wafers of 150 mm and the technology is quickly improving, 200 mm wafers have recently been demonstrated, [23-25]. When GaN devices are built on Si wafers, Si
foundry infrastructure can be used with minimum modifications to the process reducing the manufacturing costs.

The $R_{D S-O N} * A$ figure of merit of GaN on Si devices is making its way towards the SiC limit, which is well beyond the physical limitations of Si , [24]. Furthermore, if the cost obstacle of GaN substrates is overcome and vertical GaN devices start to appear, the device performance could be far beyond the SiC limit as stated by Avogy research, [26].

### 2.4 GaN device manufacturers

A summary of the main GaN device designers and manufacturers is presented next.

## Efficient Power Conversion

Efficient Power Conversion or EPC is based in the United States and it was the first company offering commercial GaN switches. EPC offers a wide variety of GaN on Si normally-off devices ranging from $30 \mathrm{~V}-450 \mathrm{~V}$, $[27,28]$ and a number of publications including three books, [29]. EPC focuses on products for applications in datacom/telecom, DC-DC converters, envelope tracking, wireless power, high radiation environments, light distancing and ranging (LiDAR), Class D audio and power inverters, [30].

## GaN Systems

GaN Systems is a fab-less Canadian based company with offices in China, Germany, Japan and USA that currently is offering enhancement mode 650 V GaN switches with drain currents of up to 60 A and on-state resistances as low as $25 \mathrm{~m} \Omega$, [31]. Three 100 V GaN switches are also offered in two different packages with drain currents of up to 90 A and on-state resistances as low as $7.4 \mathrm{~m} \Omega$, [31]. The island structure of the devices is the basis of its products, [32]. Their first prototype developments included cascode devices that were used in this research. GaN Systems focuses on switch mode power supplies, uninterruptible power supplies (UPS) and motor control, solar and wind technologies, hybrid and electric vehicle battery control, health management systems and power factor correction, [33].

## Infineon

The German company acquired International Rectifier in 2015 getting access to its GaN technology. International Rectifier had developed low voltage GaN cascode devices. In addition, Infineon has a partnership with Panasonic getting access to enhancement mode HEMTs in the 600 V range. Infineon's target applications include telecom systems, servers, TV adapters and class-D audio amplifiers, [34].

## NXP Semiconductors

The Dutch company has GaN HEMT products for the RF sector and is developing a GaN power switch technology based on cascode-connected HEMTs in the 600 V range.

## Panasonic

The Japanese corporation has developed the gate injection transistor (GIT), an enhancement mode switch in the 600 V range. This new structure allows a significant improvement in the on-state resistance of the switches, [35]. Panasonic targets applications such as power supplies for hybrid and electric vehicles and PV inverters, [35].

## Transphorm

Transphorm is based in California in the United States with also a strong presence in Asia. Transphorm offers 600 V GaN cascode devices ranging from 9A up to 34 A in TO-220 and power quad flat no-leads (PQFN) packages, [36]. Transphorm products were the main devices that were used in this research work. Motor drivers, solar energy, switch mode power supplies and inverters are some of the target applications of Transphorm products, [37].

## Other commercial activities:

- Avogy. Working in the development of GaN on GaN vertical devices, [38].
- Cambridge Electronics. Offering four different GaN products rated at 200 V and $650 \mathrm{~V},[39]$.
- EXAGAN. Developing 600 V and 1200 V GaN on Si transistors in 200 mm wafers in partnership with Soitec and CEA-Leti, [40, 41].
- Fujitsu. Integrated its GaN business with Transphorm, [42].
- MicroGaN. Developing GaN on Si 600V switches and diodes, [43].
- Powdec. Developed 600V, 10A transistors, [44].
- Qorvo. Resulted from the merging of RFMD and Triquint and is developing 650 V devices to be a drop-in replacement of current Si solutions, [45].
- Sharp, GE, Sumitomo and Toshiba. Investing in Transphorm GaN research, [46].
- ST. Developing GaN Schottky diodes in partnership with Velox Semiconductors, [47].


### 2.5 GaN devices

A brief survey of GaN diodes and switches is presented in this section.

### 2.5.1 Switches

A two-dimensional electron gas (2DEG) is created near the interface between GaN and AlGaN allowing the concentration of a large number of electrons with high mobility. The 2DEG phenomenon provides the basis for the high electron mobility transistor (HEMT) allowing the creation of switches with a very low on-resistance. The basic structure of a HEMT is shown in Figure 2.1, [48].


Figure 2.1: HEMT basic structure, [48]
A GaN surface is grown over a Si, Sapphire or SiC substrate. The GaN and AlGaN creates a 2 DEG close to the interface of the materials. This 2 DEG short circuits the drain and source terminals when no field is applied to the gate terminal. To deplete the electrons a negative voltage with respect to the drain and source terminals needs to be applied to the gate terminal. As can be observed, the resultant device is normally-on or depletion mode. This kind of device is undesirable in most power
applications for safety reasons; a short-circuit in the power converter may arise during start-up or when a drive circuit fault occurs. Normally-off or enhancement mode devices are preferred.

To produce the normally-off behaviour, various solutions have been proposed. Initially, the most common solution was to connect the depletion mode HEMT in a cascode arrangement with a low voltage Si MOSFET, this configuration will be discussed in detail in section 2.7. Single normally-off devices can be generated by implementing a recessed-gate structure, [49], where the gate is recessed on a thinner AlGaN material under the gate performing a selective reduction of the 2 DEG as shown in Figure 2.2. The aluminium nitride (AlN) buffer layer is used to smooth the transition between GaN and substrate materials because of their lattice mismatch and thermal expansion coefficient difference.


Figure 2.2: Basic structure of a HEMT with recessed gate, [49]
Another solution is to use a fluoride-based plasma treatment where fluoride ions are added to the $\mathrm{GaN} / \mathrm{AlGaN}$ interface, [50]. The negative charge of the ions shifts the threshold voltage of the device in the positive direction generating normally-off devices. A combination of fluorine doping and a recessed gate was proposed in [51] to improve the behaviour. Adding a cap layer of $\operatorname{InGaN}$ beneath the gate has also proved to be effective to generate enhancement mode devices by raising the conduction band, [52].

A pn junction gate structure has similar effects and allows a higher gate voltage than a Schottky barrier gate. This approach is reported in [53] where 3 V can be applied to the gate of the HEMT without producing a significant increase in the gate leakage
current compared with 1V in a typical Schottky barrier gate HEMT; the device built was rated at low voltage on sapphire substrate.

An approach supported by Panasonic is the gate injection transistor (GIT). This normally-off device is implemented by growing a p-AlGaN layer below the gate forming a pn junction as shown in Figure 2.3, [54]. The resulting device raises the potential under the gate to generate a normally-off device. When the gate voltage is higher than the forward voltage of the pn junction, holes are injected into the channel increasing the electron density and by consequence the channel maximum current. Uemoto et al used this approach to generate a normally-off device with a threshold voltage of 1 V , a maximum drain current of $200 \mathrm{~mA} / \mathrm{mm}$, a maximum breakdown voltage of 600 V and a maximum gate voltage of 6 V in 2007, [54]. The device was built on silicon helping to reduce the cost. Recently, these devices were successfully manufactured on 200 mm Si wafers, [24].


Figure 2.3: GIT structure, [54]
Previous methods have been effective to shift the threshold voltage to positive values. However, the values are very low (below 1V) reducing the immunity of the devices to electrical noise. In addition, the voltage that can be applied to the gate is also low if a Schottky structure is used in the gate.

A metal insulator semiconductor (MIS) gate structure is one of the solutions that has been proposed to increase the threshold voltage of the devices and the voltage that can be applied to the gate without having excessive gate leakage current. Combining the addition of cap layers beneath the gate, a gate recessed structure and a metal insulator semiconductor structure result in normally-off devices with high threshold
voltage and with a maximum drain current similar to normally-on devices. Kanamura et al in [55] presents an enhancement-mode MIS-HEMT by combining the recessed-gate technique and a triple cap layer to achieve a threshold voltage of 3 V with a high current level and maximum breakdown voltage of 320 V , the maximum drain current was $800 \mathrm{~mA} / \mathrm{mm}$. Figure 2.4 presents the structure.


Figure 2.4: Cross sectional view of an AlGaN/GaN MIS-HEMT with a triple cap layer, a recessed-gate structure and high-k dielectrics, [55]

Oka et al in [56] succeeded in obtaining a device with even higher threshold voltage, 5.2 V , getting a maximum drain current of over $200 \mathrm{~mA} / \mathrm{mm}$ and a maximum breakdown voltage of 400 V . The drawback of the technique is an increase of the on-state resistance because of the disappearance of the 2DEG below the gate.

Some of the previous methods have created the possibility of fabricating enhancement-mode and depletion-mode devices on the same wafer allowing other driving and control stages to be integrated in a single GaN chip. For example, reference [57] presents a pulse width modulation (PWM) integrated circuit (IC) using GaN HEMTs which is able to operate at 1 MHz and up to $250^{\circ} \mathrm{C}$. The design can be monolithically integrated with a power switch dramatically reducing the parasitic elements in the gate loop and improving the transient behaviour, electromagnetic interference (EMI), energy consumption and reducing the voltage stress to the switching device's gate. This design still has to be optimised and it may reduce the flexibility to adjust the switching speed of the power device since the gate resistor is not accessible, but the driving voltage could be used instead.

### 2.5.2 Diodes

The development of GaN diodes lagged behind the development of the GaN switch partly because SiC Schottky barrier diodes have been established in the same market for some years and because of the technical difficulties of developing a part with good characteristics at low cost, [58].

The lack of cheap and high quality GaN substrates has forced the development of GaN diodes on different substrates such as Sapphire, SiC and Si, [19, 22]. The most common approach to implement Schottky diodes is the lateral structure, [22].

Although GaN on Sapphire devices, [59-62], and GaN on SiC devices, [63], have been demonstrated, silicon is the preferred substrate because of its better thermal conductivity and lower cost. However, it has been demonstrated that the lower defect density of GaN grown on either sapphire or SiC can produce devices with higher breakdown voltage. The basic structure for a lateral GaN Schottky barrier diode is presented in Figure 2.5.


Figure 2.5: GaN Schottky barrier diode basic structure
The metal of the anode is chosen to create a Schottky junction with the AlGaN and a metal that creates an ohmic junction is used for the cathode. The Schottky barrier height will determine the voltage that needs to be applied to start the conduction of the diode.

The basic structure presents a high forward voltage and limited breakdown voltage. A buffer between the substrate and the GaN layer along with an AlGaN back barrier helps to reduce the leakage current and to increase by consequence the breakdown voltage as in $[64,65]$. A GaN cap above the AlGaN layer can be also used for the same purpose, [64, 66-68]. A less common approach is to implement double metal contacts using nickel oxide as in [68]. The double contact reduces the leakage
current and increases the breakdown voltage by increasing the Schottky barrier height. However, it slightly increases the on-state voltage. Also, anode connected field plates (ACFP) are used to spread the electric field increasing the breakdown voltage significantly, [65, 69]. The highest breakdown voltage reported for lateral GaN on Si SBDs is 1.9 kV and was achieved using two field plates, [70].

Various techniques have been proposed to reduce the on-state voltage of the Schottky diode. A combination of a Schottky contact with an ohmic region has shown a reduction of the on-state voltage, but increases the leakage current by several orders of magnitude, [71]. Yi-Wei et al, [67], showed that Si can be used to dope the material below the anode and the cathode, reducing the on-state voltage and increasing the breakdown voltage; the improvement is around $20 \%$ compared with a part without the doping. The anode recessed technique has been used successfully to reduce the on-state voltage of GaN SBDs as shown in [25, 65, 66, 72, 73]. A Schottky junction voltage as low as 0.5 V has been achieved using this technique, [65]. Further improvements can be obtained if the recessed anode technique is combined with an ohmic mixed contact as demonstrated in [72] reaching an on-voltage of 0.37 V .

Another approach to reduce the on-state voltage is the lateral field-effect rectifier (L-FER) reported in [74] where the rectifier is implemented by using the structure of a normally-off HEMT produced by fluorine plasma treatment. The gate and drain terminals are short-circuited and this way the on-state voltage is determined by the threshold voltage of the device and not by the Schottky barrier height. A device of 390 V was built and its on-state voltage was 0.63 V at $100 \mathrm{~A} / \mathrm{cm}^{2}$, [74], however a drawback was an increased leakage current, which was attributed to the buffer. Since the L-FER structure is compatible with the manufacturing process of HEMTs; rectifiers and switches could be monolithically integrated.

Another structure that allows the integration of diode and HEMT structures is to generate a GaN SBD by electrically connecting the drain and source of the HEMT structure to generate the cathode and to create a Schottky junction in the gate terminal to generate the anode, [69].

Some of the techniques that have been used to increase the threshold voltage of GaN HEMTs have also proved to be useful to produce low on-state voltage and low
leakage current diodes. The MIS structure was successfully used in the recessed anode of a diode to generate a structure able to block up to 1.1 kV , [73]. In addition, the manufacturing process is compatible with that of MIS-HEMTs, which would allow component integration, reducing parasitic elements and manufacturing cost. Also GaN SBDs in vertical structures have been developed and their figures of merit are comparable with the lateral structures, [75-78].

A benchmark plot of the different GaN SBDs' figures of merit is presented by Mingda et al in [70] and is presented in Figure 2.6 which shows that the GaN on Si lateral SBDs are approaching the GaN limit and are likely to move closer as the technology is developed. For example, Avogy have recently announced a 2600 V vertical $\mathrm{GaN} \mathrm{p}-\mathrm{n}$ diode with a specific on-resistance of $2 \mathrm{~m} \Omega \mathrm{~cm}^{2}$, [79], which is very close to the GaN limit.


Figure 2.6: Benchmark plot of BV versus $\mathrm{R}_{\mathrm{ON}, \mathrm{SP}}$ of GaN based unipolar power diodes, [70]

In 2014, Zhang et al, [80], demonstrated for the first time two GaN on Si vertical devices that can potentially combine the performance advantage of a vertical device and the low cost of using a Si substrate. The devices are a SBD and a p-n diode, rated at 205 V and 300 V , although, according to the authors, more research is
required to understand the leakage current mechanism which may enable an increase in breakdown voltage.

Another approach was introduced by Powdec, the idea is to build a vertical SBD using a Sapphire substrate; Sapphire allows GaN to be grown with lower defect density than when using Si substrates. Finally, the substrate is removed leaving just the Schottky diode and freeing the device of the poor thermal conductivity of the sapphire, [81].

### 2.6 Current collapse

Current collapse or dynamic on-resistance refers to the increase of GaN devices’ on-resistance after a period of high-voltage stress during the off-state. In other words, the maximum current achievable at a particular on-state voltage is reduced. There is also a related reduction in the transconductance, [82].

This phenomenon has been one of the main obstacles in the development and adoption of GaN -based devices since it increases the conduction losses and compromises the reliability.

It has been reported that current collapse is mainly caused by electrons from the gate leakage current, [83-85], that are caught in traps on the AlGaN surface, generating a field that depletes the 2 DEG of the $\mathrm{AlGaN} / \mathrm{GaN}$ hetero-interface, and by consequence decreases the 2DEG density and increases the channel resistance, [83]. The electron trapping occurs mainly in the zone between the gate and the drain as this is an area of high electric field as demonstrated in [86].

Additional traps may be generated by high voltage stress as found by Jungwoo et al, [87]. They suggest that the high voltage stress creates strain over the AlGaN surface and above a critical value, through reverse piezoelectric effect, generates dislocations that increases the number of electron traps.

Other mechanisms that contribute to current collapse are the injection of hot electrons in the buffer, [85, 88], and the substrate, [83]. However, these effects are less significant because of the distance between the buffer or the substrate and the 2DEG layer.

Current collapse decreases over time when the device is in the on-state as the trapped electrons are released. The release process can have time constants of the order of seconds, [89].

Several solutions have been proposed to control or reduce current collapse. Passivation of the AlGaN surface has been used to reduce the number of traps and reduce current collapse, [85, 86, 88-90]. Also, Kawanago et al. in [91] found that using titanium nitride ( TiN ) as the material for the gate contact instead of the typical Ni has a positive impact on current collapse due to the TiN nitrogen concentration that can passivate the AlGaN surface.

The use of field plates help to spread the electric field and reduce the peak value of the field at the edges of the gate terminal, reducing the leakage current, have been shown to mitigate current collapse, [83, 92]. The field plates also have the effect of accelerating the release of trapped charges. Furthermore, Koudymov et al in [93] found that a semiconducting dielectric under the field plate is necessary to reduce current collapse.

Alternatively, a $\mathrm{GaN} / \mathrm{AlGaN} / \mathrm{GaN}$ structure has been shown to reduce current collapse but the leakage current is increased and the technique was not effective in protecting the device from damage induced by high electric fields, [82].

It has also been shown that a more conductive substrate helps to reduce current collapse, specifically a Si substrate showed significant improvement over sapphire, [94].

The electrical connection of the substrate also has a role in the mitigation of current collapse, for example higher current collapse has been measured on GaN HEMTs with the drain connected to the back side of the device, [95]. Similarly, GaN SBDs with the cathode connected to the substrate exhibit higher current collapse.

The understanding of current collapse has matured in the last few years to the extent that some suppliers such as Transphorm, have claimed that current collapse has been eliminated from their products, [96]. EPC has published reliability reports where there are no evident signs of current collapse, [97]. The challenge in the near future is to develop devices with current collapse suppression at increasingly higher rated voltage.

Standard techniques to measure and quantify current collapse are not well established, however the Keysight Technologies power device analyser / curve Tracer, B1505A, now offers a current collapse option, [98]. This equipment is able to measure the current collapse in GaN devices applying stress voltages of up to 3 kV . The stress level, stress time and monitoring time after stress can be set. The diagram of the measurement is shown in Figure 2.7, [99]. During the off-state the high voltage source/measure unit (HVSMU) module applies a high voltage stress to the device under test (DUT) and the diode $\mathrm{D}_{1}$ is reverse biased. Later, the DUT is turned-on and since the HVSMU module has very low output current capacity (few mA), the DUT drops the voltage of the HVSMU module. When the DUT voltage drops sufficiently the diode $\mathrm{D}_{1}$ is forward biased and conducts the high current provided by the high current source/measure unit (HCSMU) module. The HVSMU module continues providing a low current value and acts as a current source. The drain voltage and the drain current are monitored and used to calculate the channel resistance of the DUT.


Figure 2.7: Test circuit diagram to measure current collapse used in B1505A, [99] Although providing a very good solution for measuring current collapse, the B1505A has some limitations, the slew rate of the power supplies is quite slow $(0.4 \mathrm{~V} / \mu \mathrm{s})$, preventing the measurement of on-state resistance immediately after a representative rapid switching transient.

Other researchers have proposed more flexible methods to measure current collapse. Joh et al, [100], uses common DC measurement equipment. The method was able to detect current collapse but it was not possible to quantify the increase in on-state resistance in the short term, which is important in high-frequency applications.

A hard-switching Vienna boost converter was used to evaluate the dynamic $R_{D S-O N}$ in [101] using a Wilson current mirror to clamp the drain to source voltage of the DUT, allowing measurements to be made with good resolution. If the oscilloscope was directly attached to the DUT, it would be exposed to a high voltage in the off-state, making accurate measurement of the low on-state voltage a challenge. However, the proposed circuit suffers from low frequency oscillations affecting accuracy.

Bin et al, [102], presented an improved clamp circuit using only one Si transistor, three diodes, two resistors and a capacitor. The oscillations were significantly reduced and the clamp circuit was used to measure the on-state resistance of GaN HEMTs under soft and hard-switching conditions. The readings could be obtained after $2 \mu \mathrm{~s}$ of applying the stress voltage.

Finally, [103], presented a clamp circuit using just the series connection of a clamp capacitor and an active switch synchronised with the DUT. The clamp circuit allowed high resolution measurement of the drain to source voltage. A soft-switching circuit was implemented to evaluate the current collapse under different stress levels.

Whilst measuring current collapse within a typical converter circuit, as in the last three examples, is relatively straightforward providing a voltage clamp is used to protect the oscilloscope, there may be some limitations with regard to the stress time and recovery time. There is therefore a need for a circuit that is similar to the Keysight system with reduced switching delays and more flexibility to set stress time, on-state time, resolution, stress voltage and operating current.

### 2.7 Cascode device

One solution to create a normally-off switch from GaN technology is the cascode connection. In this arrangement a depletion mode HEMT is connected in series with a low voltage normally-off Si device, Figure 2.8. The source of the GaN HEMT is connected to the drain of the Si MOSFET and the gate of the GaN HEMT is connected to the source of the Si MOSFET. The gate of the silicon device forms the control input to the cascode circuit, therefore the Si MOSFET controls the turn-off/on of the cascode, while the GaN HEMT blocks virtually all of the voltage.

The cascode connection was one of the first methods to produce a normally-off GaN switch and when this research project started, these were virtually the only parts available. Transphorm and GaN Systems cascode devices were used during the development of this research.


Figure 2.8: Cascode connection schematic
Recently, GaN Systems have released normally-off enhancement-mode HEMTs rated at up to $650 \mathrm{~V}, 60 \mathrm{~A}$.

### 2.7.1 Operating modes

## Forward conduction

When the gate to source voltage of the Si MOSFET ( $v_{G S-S i}(t)$ ) exceeds the threshold voltage of the Si MOSFET ( $V_{T H-S i}$ ), the channel of the Si MOSFET conducts and reduces almost to zero the gate to source voltage of the GaN HEMT $\left(v_{G S-G a N}(t)\right)$ and by consequence its channel conducts. Both channels are then conducting the transistor on-state current $I_{D-O N}$ and the overall on-resistance of the cascode device is the addition of the individual channel resistances.


Figure 2.9: Cascode connection in forward conduction

## Off state, $v_{G S-S i}(t)<V_{T H-S i}$ and $V_{D S-O F F}<-V_{T H-G a N}$

When $v_{G S-S i}(t)$ is smaller than $V_{T H-S i}$, the Si MOSFET channel is closed and blocks the applied off-state voltage $V_{D S-O F F}$. If $V_{D S-O F F}$ is smaller than $-V_{T H-G a N}$, the channel of the GaN HEMT will remain on and the GaN HEMT does not block voltage. In this case all the forward voltage applied across the switch is blocked by the Si MOSFET.


Figure 2.10: Cascode connection in off state, $V_{D S-O F F}<-V_{T H-G a N}$
Off state, $v_{G S-S i}(t)<V_{T H-S i}$ and $V_{D S-o f F}>-V_{T H-G a N}$

This state is similar to the previous one except that the forward voltage across the cascode is higher than $-V_{T H-G a N}$. The voltage blocked by each device is defined by the ratio of the GaN HEMT drain-source capacitance and the combination of the Si MOSFET output capacitance and the GaN HEMT gate-source capacitance. The capacitances ratio is designed in a way that the GaN HEMT blocks most the voltage limiting the voltage blocked by the Si MOSFET.


Figure 2.11: Cascode connection in off state, $V_{D S \text {-OFF }}>-V_{T H-G a N}$

## Reverse conduction

When $v_{G S-S i}(t)$ is smaller than $V_{T H-S i}$ and the source terminal has a voltage higher than the drain terminal, the body diode of the Si MOSFET is forward biased and conducts. By consequence, the gate and source terminals of the GaN HEMT are at almost the same potential and the GaN HEMT channel conducts. Reverse conduction occurs through the body diode of the Si MOSFET and the channel of the GaN HEMT. The total voltage drop is the addition of the forward voltage of the body diode and the product of the operating current and channel resistance of the GaN HEMT. If the silicon gate were turned on, then reverse conduction would occur through the channels of both devices.


Figure 2.12: Cascode connection in reverse conduction

### 2.7.2 Cascode connection advantages and drawbacks

One of the advantages of the cascode is that standard silicon MOSFET driving techniques can be used, [104-106]. The threshold voltage is typically greater than $1.8 \mathrm{~V},[36,106]$, providing decent noise immunity in the off-state, and the maximum gate-source voltage is around 20 V , $[36,105]$ allowing the gate to be overdriven safely. In contrast enhancement-mode GaN devices can have threshold voltages ranging from 1 V to $1.4 \mathrm{~V},[28,31,54]$ and maximum gate voltages of $7 \mathrm{~V},[28,31]$.

A second advantage of the cascode is related to its turn-off loss. As will be discussed in Chapter 3, the turn-off loss is very small because of the interaction between devices, making it ideal for soft-switching applications where the turn-on losses are eliminated by zero voltage switching (ZVS) techniques [104, 107, 108].

An important characteristic of the cascode device is that the low voltage MOSFET body diode has very low reverse recovery charge ( $Q_{r r}$ ) around 20 times lower, when compared against a Si MOSFET rated at high voltage, [109].

The main drawback of the cascode is related to the additional parasitic elements added by the interconnection of devices as described in [110] that may lead to delays and oscillations as modelled by Xiucheng et al, [108].

A second drawback is that the input capacitance of the cascode is from the Si MOSFET which is larger than that of a single GaN device of similar on-state resistance, [111].

### 2.7.3 Modelling

Detailed analysis of the cascode switching process is important to understand the interactions between the constituent devices and to provide a basis for optimising performance, drive circuit design and loss estimation.

Although the cascode configuration has been known for some time it is only recently that there has been high interest in its operation and design. With the emergence of SiC devices, the cascode configuration was considered as a solution to produce a normally-off switch from normally-on SiC JFETs. Rodriguez et al. described the different stages of the switching process of the cascode configuration and identified the equivalent circuit for the transitions in [104]. As in the model developed in this thesis, the parasitic inductance elements were neglected. The description of the turn-on transition is similar to the model developed in Chapter 3 of this work while the turn-off differs mainly during the transition of the current waveform. However, the equations of the main variables of the circuit were not derived since the intention of the author was just to describe the expected waveforms.

A simpler approach is presented in [112] by linearizing most of the waveforms. The approach considered all the parasitic capacitances of the circuit and the stray inductance between devices. The model succeeds in showing some of the general effects of the parameters on the switching performance, but the general waveforms do not show some of the main switching characteristics and interactions because of the assumptions and the complexity added by including the effect of the stray
inductance. The energy loss calculation has an error of less than $20 \%$ compared with simulation.

Xiucheng et al. developed the most complete model of the cascode configuration considering all the parasitic elements of the devices in [108] including both parasitic capacitance and inductance. The analysis divides the switching processes into stages and generates equivalent circuits for each. However, the high order of the equations makes it necessary to use specialised mathematical software to solve them. No time domain equations were derived from the model. The completeness of the model makes it a good candidate as the starting point for a simpler alternative.

Finally, SPICE models are accurate representations of the devices including all the parasitic effects. However, SPICE models may not be available and are specially designed for each device. The study of the effect of the cascode parameters in the interactions between devices using SPICE may be a challenge because of the complexity of editing the characteristics of a SPICE model. In addition, the complexity of the SPICE model may result in long simulation times.

A simpler model that allows quick and accurate energy loss predictions and that describes most of the cascode switching features is desirable to facilitate circuit design and evaluation of different transistor options.

### 2.8 Packaging

The small chip size of GaN transistors, the potentially high switching speeds and the sensitivity of the devices to over-voltage transients are creating a number of challenges with regard to device packaging.

The traditional through-hole package, such as that in Figure 2.13, has the advantage of high thermal capability and convenient handling/mounting. The main disadvantage relates to the high parasitic inductance of the leads. A study of the parasitic inductances of a TO-220 packaged cascode device, Figure 2.14, [110], found that $L_{\text {int } 3}$ is the most critical inductance because it is a common element for the gate loop of the Si MOSFET, the gate loop of the GaN HEMT and the power loop. It is followed by $L_{\text {intt }}$ that is common to the GaN HEMT gate loop and the power loop and finally the source inductance that is common to the Si MOSFET gate loop and
the power loop. These inductances generate high amplitude oscillations and increase the switching times and energy losses.


Figure 2.13: GaN cascode device TO-220 through hole packaged, [113]


Figure 2.14: Critical parasitic inductances of the cascode configuration, [110]
As an alternative, the PQFN88 package, Figure 2.15 , has a lower power capability and the thermal management is less flexible, but it has smaller parasitic inductance. The reduction of the parasitic inductance is mainly achieved by the lack of leads and because it is physically smaller. Its volume is almost one tenth of the through hole part and its pad size is $60 \%$ smaller than the D2PAK package, which is a SMD device with very similar dimensions to the TO-220, [114]. The PQFN package has a large dissipation tab that could be connected to either the drain or source terminals; Transphorm offers both versions. The drain tab version has an additional pad dedicated to the gate return, allowing the common inductance in the gate and power loops of the Si MOSFET to be minimised; $\mathrm{L}_{\mathrm{S}}$ is zero for the package.


Figure 2.15: PQFN88 package, [114]

A new approach for virtually eliminating all the parasitic inductances which are common to more than one loop ( $L_{\text {intl }}$ and $L_{\text {int }}$ ) is the stack die-structure, [115], Figure 2.16. $\mathrm{L}_{\mathrm{int} 3}$ is removed from the GaN HEMT gate loop by connecting the gate of the GaN HEMT directly to the Si MOSFET source. $L_{\text {intl }}$ is eliminated by direct-soldering the drain of the Si MOSFET to the source of the GaN HEMT; the Si MOSFET is placed above the GaN HEMT for this purpose.


Figure 2.16: Package bonding diagram for the stack-die structure, [115]
The proposed structure significantly reduced the parasitic inductance of the cascode device, but at the expense of its thermal performance, [116]. A flip chip configuration and replacing the direct bond copper (DBC) aluminium oxide $\left(\mathrm{Al}_{2} \mathrm{O}_{3}\right)$ substrate by an aluminium nitride (AlN) substrate results in improved thermal performance and maintains the benefits of the stack die-structure, [117].

Enhancement-mode single chip HEMTs can be packaged using more efficient solutions such as the approach implemented by EPC, Figure 2.17. The die of the device can be directly soldered to the printed circuit board (PCB) pads taking advantage of having all the pads on the same side of the die which results from the lateral structure, [118]. There are no wire bonds, resulting in a very low inductance and compact package.


Figure 2.17: EPC enhancement mode GaN HEMT die, [119]
EPC claims that its third generation of devices can switch at more than 10 MHz thanks to its improved package which includes a thicker gate pad and a dedicated gate return pad as shown in Figure 2.18, [118].


Figure 2.18: EPC third generation device, [118]
GaN Systems have also introduced a package without wire bonds for enhancement mode single chip high-voltage GaN HEMTs, [120]. The package uses a laminated structure where the connections are made by copper filled vias providing very low inductance paths as shown in Figure 2.19, [121].

The structure is used with the thermal pad on either the bottom or top side for improved thermal management.


Figure 2.19: GaN Systems GaNPx package, [121]

### 2.9 Summary of GaN devices

Table 2.2 summarises the main parameters of the high voltage GaN diodes that have been reported whilst Table 2.3 lists the 600 V transistors that are currently available.

Researchers report that the reverse recovery charge of the GaN devices is similar to their SiC equivalents, $[59,122,123]$, or even lower, [124, 125] and that it is insensitive to temperature changes, [59, 122-124].

Table 2.2: Published GaN SBDs - summary of characteristics

| Substrate | Breakdown <br> Voltage (V) | $\mathbf{I}_{\text {Fmax }}$ <br> (A) | $\underset{\mathbf{I}_{\mathbf{F}}}{\mathbf{V}_{\mathbf{F}}( }$ | Qrr | Organisation | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SiC | 600 | 2 | $\begin{aligned} & 1.6 \mathrm{~V} \\ & \text { @ } 2 \mathrm{~A} \end{aligned}$ | $\begin{gathered} \hline 5.57 \mathrm{nC} \\ @ 300 \mathrm{~V}, \\ 2 \mathrm{~A} \end{gathered}$ | Technical University of Berlin | [122] |
| Si | 600 | 9.2 | $\begin{aligned} & 1.1 \mathrm{~V} \\ & \text { @ } 3 \mathrm{~A} \end{aligned}$ | $\begin{gathered} 10 \mathrm{nC} @ \\ 300 \mathrm{~V}, \\ 5 \mathrm{~A} \end{gathered}$ | Schneider Electric (Transphorm devices) | [123] |
| Si | 600 | 6 | $\begin{aligned} & 1.22 \mathrm{~V} \\ & @ 3 \mathrm{~A} \end{aligned}$ | $\begin{gathered} 12 \mathrm{nC} @ \\ 600 \mathrm{~V}, \\ 6 \mathrm{~A} \end{gathered}$ | Emcore Corporation | [124] |
| Si | 600 | 18 | $\begin{aligned} & 0.94 \mathrm{~V} \\ & @ 3 \mathrm{~A} \end{aligned}$ | - | Panasonic | [125] |
| Sapphire | 747 | 6 | $\begin{aligned} & 1.2 \mathrm{~V} \\ & \text { @ } 3 \mathrm{~A} \end{aligned}$ | $\begin{gathered} 19.7 \mathrm{nC} \\ @ 400 \mathrm{~V}, \\ 4 \mathrm{~A} \end{gathered}$ | Samsung <br> Electronics | [59] |

Table 2.3: Characteristics of main characterised GaN switches

| Parameter $/$ <br> Device | GS66508 | PGA26C09DV | TPH3006PD |
| :---: | :---: | :---: | :---: |
| Supplier | GaN Systems | Panasonic | Transphorm |
| Package | SMD | SMD/Through hole | Through hole |
| Structure | Single chip | Single chip | Cascode |
| Maximum <br> breakdown voltage | 650 V | 600 V | 600 V |
| Maximum gate to <br> source voltage | $\pm 10 \mathrm{~V}$ | +11 V (peak) <br> +4.5 V (static) | $\pm 18 \mathrm{~V}$ |
| Maximum drain <br> current at $25^{\circ} \mathrm{C}$ | 30 A | $10 \mathrm{~A}(\mathrm{SMD}) /$ <br> 15 A (through hole) | 17 A |
| Threshold voltage <br> at $25^{\circ} \mathrm{C}$ | 1.6 V | 1.5 V | 1.8 V |
| $R_{D S-O N}$ at $25^{\circ} \mathrm{C}$ | $52 \mathrm{~m} \Omega$ | $150 \mathrm{~m} \Omega$ (SMD) $/$ <br> $80 \mathrm{~m} \Omega$ (through hole) | $150 \mathrm{~m} \Omega$ |
| Gate charge | 6.5 nC | 10 nC (through hole) | 6.2 nC |

The on-state resistance of the transistors has a positive temperature coefficient, increasing by two to three as the temperature rises from $25^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ for the GaN Systems and Transphorm devices, but by $33 \%$ in the Panasonic device [123, 126, 127]. The threshold voltage of the parts is lower at higher temperature for all cases, [126-128]. Similarly, Jones et al reported that the transconductance of the GaN

Systems part decreases as the temperature increases having a negative effect on the turn-on loss, [127].

The switching losses of the devices are summarised in Table 2.4. The turn-off loss of all the devices is significantly smaller than the turn-on loss. The GaN Systems HEMT turn-on loss showed a positive temperature coefficient mainly at high current conditions, the reported energy loss increased $25 \%$ at $150^{\circ} \mathrm{C}$ with respect to the measurement at $25^{\circ} \mathrm{C}$, the turn-off loss is not significantly affected by temperature, [127]. The through hole Panasonic part presents a similar behaviour, [5].

Table 2.4: Switching losses for GaN switches at: 400V, 10A, gate voltage $=8 \mathrm{~V}$ and gate resistor $=0 \Omega$ for GS66508; $500 \mathrm{~V}, 10 \mathrm{~A}$, gate voltage $=3.5 \mathrm{~V}$, turn-off gate resistor $=10 \Omega$ and turn-on gate resistor $=33 \Omega$ for PGA26C09DV; 400V, 10A, gate voltage $=10 \mathrm{~V}$ and gate resistor $=0 \Omega$ for TPH3006PD

| Parameter / <br> Device | GS66508 | PGA26C09DV | TPH3006PD |
| :---: | :---: | :---: | :---: |
| Supplier | GaN <br> Systems | Panasonic | Transphorm |
| Turn-off loss $(\mu \mathrm{J})$ | 13 | 4 | 4 |
| Turn-on loss $(\mu \mathrm{J})$ | 28 | 30 | 23 |
| Total loss $(\mu \mathrm{J})$ | 41 | 34 | 27 |

Zhengyang et al compared the performance of the Transphorm cascode device against an equivalent Si super junction device finding that the turn-on loss of the Si MOSFET was almost four times the loss of the cascode device whilst the turn-off loss of the Si MOSFET was almost five times that measured in the GaN device at 15A, [110]. The higher non-linear output capacitance of the Si MOSFET contributed to higher loss in the super-junction device.

### 2.10 Driving GaN switches

The main challenges in driving enhancement mode GaN switches are related to their low threshold voltage, low gate to source breakdown voltage, and the oscillations induced by the high switching speed and the parasitic elements of the devices and layout, [129].

Normally-off devices such as the ones offered by EPC suffer from low threshold voltage and low gate to source breakdown voltage (around 6V). These characteristics make them especially sensitive to oscillations in the gate voltage. Operating the gate
close to 5 V to get low enough drain to source resistance and with the breakdown just 1 V above, presents a serious challenge. In addition, any noise in the driver signal during the off-state could trigger false turn-on compromising the integrity of the converter. Clamp circuits are recommended to avoid exceeding the maximum gate to source breakdown voltage along with dedicated gate drivers for GaN switches such as the LM5113 and LM5114 offered by Texas Instruments.

The cascode configuration provides a solution for the limited gate voltage of the GaN devices since the Si MOSFET gate to source breakdown voltage is $\pm 18 \mathrm{~V}$ for Transphorm devices. Driving these devices below 10V gives a comfortable margin for voltage oscillation without compromising the integrity of the part. Furthermore, adding series resistors, ferrite elements and snubber circuits have been proposed to reduce the magnitude of the gate voltage oscillations, but at the cost of increasing the switching losses, [130].

Cascode devices are also sensitive to false turn-on because of the high dV/dt of the drain to source voltage, which is a particular problem in inverter leg circuits, especially for the upper devices, careful layout design to minimise the stray inductance is recommended to reduce the risk of false turn-on, [129]. High dV/dt immunity is important for the drive circuit. Driving the gate with a negative voltage when turned-off is an additional solution, [131, 132].

The monolithic integration of drivers and power switches is an alternative solution to reduce the gate loop parasitic elements and by consequence the gate oscillations. Single packages including the driver and the power switch have been demonstrated in some of the latest publications, [133, 134].

Some authors have considered the energy efficiency of the driver and have developed resonant drivers to reduce the energy consumption by up to $50 \%$ by recycling part of the energy back to the driver power supply, $[135,136]$.

### 2.11 Thermal management

Heat removal from small SMD packages such as the PQFN88 is more challenging than in larger through hole packages since the main thermal path is through the printed circuit board ( PCB ) where it is soldered and only a small fraction of the heat
is dissipated from the device package to the air. The small size of the package that is the origin of the low parasitic inductance is the origin of thermal dissipation problems as well. The small dissipation area limits the heat that can be removed from the device.

The copper surface pad around the device in the same layer is often an insufficient thermal path for many applications. The typical solution is to place a heatsink on the layer opposite to the device and to interconnect both sides of the board using thermal vias, [137]. The copper thickness is also important because it affects the heat spreading along the board.

Insulated metal substrates such as T-Clad, [138], can be used as alternatives for better heat conduction from the device on the top layer to the heatsink underneath. These substrates have a very thin insulating layer and a copper or aluminium base, providing a much higher thermal conductivity than FR4. Furthermore, the board may be easily mounted onto a separate heatsink. This solution is currently used in lighting applications, [139, 140]. The drawbacks are the increased cost, [140], and higher parasitic capacitance between the device and the heatsink, [137].

### 2.12 Instrumentation

The high switching speed of GaN devices (more than $50 \mathrm{~V} / \mathrm{ns}$ and $3 \mathrm{~A} / \mathrm{ns}$ ) requires higher performance measurement equipment than is often used in power electronics, in particular with regard to bandwidth and techniques to minimise parasitic effects.

To measure switching edges of a few ns with reasonable accuracy, an oscilloscope bandwidth of 1 GHz is likely to be needed. The relationship between rise time and bandwidth for a flat response oscilloscope and $3 \%$ of rise time measurement error may be estimated by equation (2.1), [141].

$$
\begin{equation*}
t_{r}(n s)=\frac{700}{B W(M H z)} \tag{2.1}
\end{equation*}
$$

Similarly, (2.2) may estimate the relation for probes, [142].

$$
\begin{equation*}
t_{r}(n s)=\frac{350}{B W(M H z)} \tag{2.2}
\end{equation*}
$$

Many passive voltage probes have a maximum bandwidth of 500 MHz , with a small number rated at 1 GHz such as the TPP1000 of Tektronix, [143]. To minimise the potential corruption of the measured signal, compact connections, such as the ground lead become important and special adaptors may be used such as the spring ground connection that is normally available with any probe.

High voltage differential probes, [144], provide measurement convenience but tend to have a limited bandwidth of around 100 MHz . As an alternative, high voltage passive probes, [145], are likely to offer more accurate measurements for signals with peak values higher than 400 V .

Current measurement is particularly challenging. The common oscilloscope clamp-on current probes, such as the ones offered by Teledyne LeCroy [146], are not invasive but must be placed around the current path. The large size of the probe represents a problem since the power loop size would need to be increased, increasing the stray inductance and the oscillations. In addition, current probe bandwidths are limited to around 100 MHz . This kind of probe is therefore not suitable for characterising high-speed switching devices but could be used for measurement of converter input and output currents.

The current transformers such as the ones offered by Pearson Electronics, [147], represents a more attractive option since they are more compact than the current probes and also provide galvanic isolation. The bandwidth is around 200 MHz and could be used to characterise devices with special arrangements such as in [148]. The disadvantage is that it must be placed around the current path, the bandwidth is not as high as other options and it can't detect DC.

The Rogowski coils ([149]), have the advantage of being easier to place around the current path, for example some can be placed around the legs of a TO-220 package. The main drawback is that their bandwidth is limited to 30 MHz and they can't measure DC signals.

Finally, current shunts such as the ones offered by T\&M Research, [150], monitor the current by measuring the voltage in a coaxial low-value resistor with a bandwidth of up to 2 GHz . The drawbacks are that it can't be used continuously due to its power dissipation limits, it needs to be connected in series in the circuit path and it does not
provide galvanic isolation. Although it adds some series inductance to the circuit, it has been demonstrated that it doesn't significantly affect power measurements when characterising power devices and provides one of the best measurement options, [151]. Most publications use current shunts to characterise high-speed switching devices.

### 2.13 Applications

The first commercially available GaN devices were developed by EPC, these single chip enhancement mode devices were rated at low voltage ( $\leq 200 \mathrm{~V}$ ) targeting low voltage DC power supplies for computers and other electronics, [152]. Later, 600V GaN switches appeared expanding the applications to grid connected circuits, motor drives, hybrid and electric vehicles and aerospace systems.

The first converter demonstrations using 600 V GaN devices were $\mathrm{DC} / \mathrm{DC}$ boost converters, [153, 154], due to the circuit's simple topology and wide use, for example in power factor correction (PFC) and PV circuits. These first prototypes demonstrated efficiencies above $95 \%$ switching at 1 MHz , but with output power below 500 W . The latest devices have allowed efficiencies in the region of $99 \%$ to be achieved, [123]. One of the highest efficiencies reported is $99.3 \%$, [155], when switching at 100 kHz and with an output power of 600 W using GITs.

Figure 2.20 shows a single-phase PFC circuit in which a high purity sinusoidal current is drawn from the utility by appropriate control of transistor $\mathrm{Q}_{1}$. Due to regulatory requirements, circuits such as this form the input stage of many items of power electronics equipment.


Figure 2.20: PFC circuit, [156]

Replacing $\mathrm{Q}_{1}$ by a GaN transistor and $\mathrm{D}_{2}$ by a SiC or GaN diode allows the operating frequency to be increased, not least due to the elimination of reverse recovery losses in $\mathrm{D}_{2}$ if a Si diode were to be used, and results in a reduction in the size of $\mathrm{L}_{\mathrm{p}}$ and the overall equipment. Zhehui et al compared a $300 \mathrm{~W}, 1 \mathrm{MHz}, \mathrm{PFC}$ circuit using GaN devices against a Si solution improving efficiency from $94 \%$ to $96.1 \%$ at $115 \mathrm{VAC},[157]$. Also, the increased frequency allowed an $80 \%$ reduction in the filter inductor size.

To increase the efficiency of PFC circuits, GaN devices have been used in bridgeless PFC topologies where the power path has only one diode. This operation was not feasible using Si devices because of the high switching losses resulting from the reverse recovery of the body diode, [158, 159]. A hard-switching totem-pole bridgeless PFC operating at 50 kHz reached a peak efficiency of $99 \%$ at 400 W using Transphorm GaN cascode switches, [158].

The frequency of the circuit may be extended to the MHz range by operating with the inductor current at the discontinuous mode boundary due to the reduced switching losses while maintaining high efficiency and reducing the size of the output and EMI filter, [159, 160]. For example, Zhengyang et al reported a system operating at 1 MHz with a peak efficiency of $98.8 \%$ at 450 W and a reduction of $75 \%$ in the EMI filter size against a 100 kHz circuit, [159]. The main challenges of high frequency operation are related to the control, [159], and the high losses in the output filter inductor, [160].

A typical PV system is shown in Figure 2.21 and includes a boost converter circuit followed by an inverter.


Figure 2.21: PV system diagram
Both the step-up converter and the inverter could take advantage of GaN devices and achieve efficiency improvements, reducing the cost of the solar energy by delivering
more power for the same number of panels. Also the reduced losses with GaN devices would reduce the heatsink requirements which is one of the main contributors to the cost of the system, [161]. An improvement of $1 \%$ in the efficiency of a GaN-based micro-inverter against an equivalent Si-based system at 200W and switching at 84 kHz is reported in [161]. As the inverter efficiency of the Si circuit is above $97 \%$ the reduction in energy losses with GaN devices is around one third.

The GaN-based inverter circuit can also be applied to the control of motors as demonstrated in [24] where a 1.5 kW three-phase half-bridge motor driver achieved $99.3 \%$ efficiency at rated power compared with $98.8 \%$ for an equivalent IGBT-based inverter, a reduction of $42 \%$ in energy losses.

The modelling and testing of GaN cascode devices in buck converters in hard/soft switching have demonstrated that these devices yield particularly high reductions in loss when operated in soft-switching, [108, 110, 162]. The efficiency of a $380 \mathrm{~V}-200 \mathrm{~V}, 1.2 \mathrm{~kW}, 500 \mathrm{kHz}$, soft switching converter was reported to be $98.8 \%$ at rated power whilst the estimated efficiency for an equivalent super junction Si MOSFET converter was $97.7 \%$. The GaN cascode device operating in soft-switching allowed a reduction of $48 \%$ in the converter loss, [110].

Circuits such as the half-bridge LLC resonant converter for medium power (below 500W) can take advantage of the characteristics of the GaN cascode devices achieving high efficiency at high-switching frequency. Efficiency improvements of at least $0.5 \%$ at full load in a $300 \mathrm{~W}, 1 \mathrm{MHz}$, LLC converter compared with a Si equivalent are reported in [128, 162]; the efficiency of the GaN converter is around $96 \%$ in both cases. These circuits are used in applications such as servers, TVs and LED lighting, [128].

Uninterruptible power supplies are another potential application of GaN devices in the 600 V range at powers up to few kilowatts. These systems are becoming increasingly common to provide emergency power to critical loads such as computer servers during brown outs or complete failure of the utility. They consist of several converters which charge the battery when the utility is healthy and then convert the battery energy back to AC for the critical loads in the event of a utility failure. A demonstration presented in [123] showed that the implementation of a 500W UPS using GaN devices instead Si ones allowed the switching frequency to be increased
from 25 kHz to 200 kHz increasing the efficiency of the power supply by at least three percentage points in battery mode and at least six percentage points in online mode and reducing the cost by $6.8 \%$ as a result of smaller magnetic and filter devices. In addition, the converter size is reduced and the heatsink requirements are less severe.

GaN devices have also been identified as a potentially important technology for the automotive industry, particularly in hybrid electric vehicles (HEVs) and electric vehicles (EVs). Figure 2.22 presents a diagram showing some of the main functional blocks where GaN may be applied, [163].


Figure 2.22: EV automotive systems, [163]
A grid connection is shown for battery charging, the battery voltage is typically 200-300V, [163]. A DC/DC converter is used to step-down the battery voltage to 14 V for the accessories. The battery voltage is also boosted to supply energy to the 650 V traction motor, [164].

Apart from the improved efficiency and higher operating frequency, GaN devices could contribute to one of the biggest architecture challenges in hybrid vehicles that is the unification of the cooling systems, [165]; currently two systems are used, one for the engine (typically $95^{\circ} \mathrm{C}$ ) and another for the power electronics and traction machine (typically $60^{\circ} \mathrm{C}$ ), [166]. The use of GaN devices operating at higher temperatures than used for Si could enable the use of higher temperature coolant for the power electronics and a single integrated on-board cooling system. However, this will require significant advances in the voltage and current capability of GaN devices and in the temperature capability of currently used packaging technologies. In
addition, challenges in the operation of the traction machine at higher temperatures need to be overcome.

The vehicle applications where there are greater, near-term prospects of using GaN devices are the accessory converters and the battery charger. Typical battery voltages are within the devices capability and the requirement for many of the 14 V systems is 3.3 kW , [166]. A battery charger PFC circuit was demonstrated to operate at a peak efficiency of $99 \%$ at 100 kHz and $98 \%$ at 300 kHz with an output power higher than 3.3 kW using Transphorm devices in [165]. In addition, new reliability data meeting automotive requirements is shown. Furthermore, low voltage GaN devices could be used in the multiple converters around the accessories and electronic modules in the vehicle increasing the efficiency and power density.

The aerospace sector represents another opportunity for the 600 V GaN devices. The MEA concept is giving rise to new electrical architectures for aircraft where the main voltage levels are $230 \mathrm{VAC}, 270 \mathrm{VDC}$ and 28 VDC , [8, 167]. The 230VAC systems are sometimes variable frequency and $\mathrm{AC} / \mathrm{AC}$ converters are required for the loads that need a constant frequency supply, [8]. The 270 V is generated from the 230VAC variable frequency bus, [8], and GaN devices could be used to convert from AC/DC and to drive motors supplied by 270 V levels. The 28 V DC could also be generated from the variable frequency AC bus, [8] or the 270VDC, [167], GaN devices could be a strong option to implement this AC/DC or DC/DC conversion. The main obstacle, as in the automotive sector, is likely to be the high current and voltage ratings required for these systems, [8]. The implementation of GaN devices could help to reduce the size and weight of the electric systems and their cooling systems.

### 2.14 Summary of literature review

Wide bandgap materials, especially GaN and SiC , have characteristics that make them ideal candidates to replace Si for power electronic applications. Current Si-based devices are reaching their theoretical limits and are restricting the improvements in power electronic converters.

Wide bandgap materials' characteristics allow the fabrication of devices with lower on-state resistance and lower switching losses, leading to power electronic
converters with increased efficiencies or increased switching frequencies, which enable size reduction and higher power density.

Although the properties of GaN are superior to SiC , excepting the thermal conductivity, the lack of low cost and low defect density native substrates has limited GaN devices to lateral structures. GaN on Si has been demonstrated to be a cost-effective solution and has resulted in the appearance of GaN devices at Si cost.

GaN HEMTs rated at 600 V started to appear in 2012 as depletion mode devices, however normally-off devices are preferred in power electronic converters for safety. The cascode structure has been used as a simple solution to generate a normally-off device from a depletion mode GaN part. Some authors have presented models of the configuration but they are very complex or very simple. There is a need for a relatively simple model that incorporates the key features of a cascode device switching transient.

Recently, 600 V normally-off devices have started to appear but suffer from low gate to source breakdown voltage and low threshold voltage. The introduction of commercial GaN diodes has lagged behind the switches, however 600V Schottky diodes have appeared recently offering similar performance to established SiC counterparts but potentially at Si cost.

One of the main concerns with GaN devices is the current collapse phenomenon, an increase in channel resistance after high-voltage stress during the off-state. Most of the measurement systems are at die level or device level and require high-cost specialised equipment. Alternative measurement systems using standard laboratory instruments and realised at circuit level are starting to appear.

GaN devices have been shown to have very high switching speed and very low switching loss. The cascode devices present very low turn-off loss which makes them ideal for soft-switching topologies. However, there are some gaps in the literature with regard to how the driver parameters affect the switching speed and switching energy loss in cascode devices and in inverter leg configurations. The high switching speed and small size of GaN devices have produced new challenges in packaging and thermal management.

GaN devices rated at 600 V and below have been demonstrated mainly in inverters, motor drivers, UPS, PV systems and LLC converters at powers up to a few kilowatts bringing benefits in terms of efficiency and passive component size. As the voltage and current capability of the devices increase it is anticipated that they will have a high potential to transform the performance of power electronic converters in automotive and the aerospace sectors.

## Chapter 3: Modelling of cascode switching transients

### 3.1 Introduction

This Chapter describes a simple analytical model of the cascode switching transients. The model provides a better understanding of the switching process within the cascode arrangement and predicts the switching energy losses. The turn-off and turn-on processes are divided into four stages, similar to [108] but providing simplicity by neglecting the stray inductance and considering the parasitic capacitances and transconductances as constant. An equivalent circuit and a set of equations are written and analytically solved for each stage, the high order of the equations in more complex models make impossible to solve the equations analytically. Time domain waveforms are generated for the main voltages and currents, providing insight into the circuit operation and allowing the analysis of energy losses. The model was presented at the Applied Power Electronics Conference (APEC) 2015, [107].

### 3.2 Circuit and assumptions

A double pulse tester (DPT) circuit was used as a basis for the model generation. This circuit features the device under test, an inductive load and a freewheeling diode as shown in Figure 3.1. The driver switches between zero and $V_{D D}$. The inductor value is assumed to be very high such that $I_{L}$ can be considered constant during the switching transients. The power supply establishes the operating voltage $V_{i}$ of the device. The cascode consists of a low voltage silicon power MOSFET and a high-voltage, normally-on GaN HEMT. The model considers the transconductances (defined as the ratio of a variation in drain current to a variation in gate voltage) of both devices, $g_{m-S i}$ and $g_{m-G a N}$, and the inter-terminal parasitic capacitances as constants. The stray inductance is neglected for simplicity.

The cascode drain to source voltage $\left(v_{D S \text {-cascode }}(t)\right.$ ) is the addition of the individual drain to source voltages ( $v_{D S-S i}(t)$ and $\left.v_{D S-G a N}(t)\right)$ and is the voltage that is measured. The individual drain to source voltages can't be measured since the common node of the devices is not normally accessible. The cascode device current $\left(i_{\text {cascode }}(t)\right)$ is the current that flows from the main power supply and decoupling capacitor and can be
calculated by adding $i_{D-G a N}(t), i_{C D S-G a N}(t)$ and $i_{C G D-G a N}(t)$. Similar to $v_{D S-c a s c o d e}(t)$, this current represents the only current that can usually be measured in the cascode arrangement since the other currents are not accessible. The CVR represents a current measurement element with a very low resistance and virtually zero inductance.


Figure 3.1: Switching circuit

### 3.3 Turn-off

The circuit is assumed to be under the following conditions before the turn-off process: the driver voltage is in the high state $\left(V_{D D}\right)$, the freewheeling diode is blocking the input voltage ( $V_{i}$ ) and the Si MOSFET and the GaN HEMT are in the conduction state. Therefore, both $v_{D S-G a N}$ and $v_{D S-S i}$ are close to zero volts and $I_{L}$ is flowing through the channels of both devices.

Figure 3.2 presents the waveforms of the main variables during turn-off, [107].


Figure 3.2: Turn-off model waveforms, [107]

### 3.3.1 $\mathbf{S}_{1-\mathrm{OFF}}$ - Si MOSFET input capacitance discharge

The driver voltage switches from $V_{D D}$ to zero volts at the beginning of this stage discharging $C_{G S-S i}$ and $C_{G D-S i .}$. By consequence, the gate to source voltage of the Si MOSFET decreases until it enters the saturation region and the following condition is met:

$$
\begin{equation*}
g_{m-S i}\left(v_{G S-S i}(t)-V_{T H-S i}\right)=I_{L} \tag{3.1}
\end{equation*}
$$

where $V_{T H-S i}$ is the threshold voltage of the silicon MOSFET. All the other variables remain in the same state. Figure 3.3 presents the equivalent circuit during this stage.


Figure 3.3: Turn-off $\mathrm{S}_{1 \text {-OFF }}$ circuit
Considering that $v_{D S-S i}(t)$ is virtually zero, $C_{G S-S i}$ and $C_{G D-S i}$ are effectively in parallel and form the input capacitance of the Si MOSFET $\left(C_{i s s-S i}\right)$. The following two equations can be written based on the gate current $i_{G}(t)$ :

$$
\begin{equation*}
i_{G}(t)=-\frac{v_{G S-S i}(t)}{R_{G}} \tag{3.2}
\end{equation*}
$$

$$
\begin{equation*}
i_{G}(t)=C_{i s s-S i} \frac{d v_{G S-S i}(t)}{d t} \tag{3.3}
\end{equation*}
$$

Equating (3.2) and (3.3) and solving for $v_{G S-S i}(t)$ with the initial condition $v_{G S-S i}(0)=V_{D D}:$

$$
\begin{equation*}
v_{G S-S i}(t)=V_{D D} e^{-\left(\frac{t}{R_{G} C_{i s s-S i}}\right)} \tag{3.4}
\end{equation*}
$$

The stage end time ( $t_{\text {l-OFF }}$ ) can be obtained by equating (3.1) and (3.4) and solving for $t$, the resultant equation is:

$$
\begin{equation*}
t_{1-O F F}=-R_{G} C_{i s s-S i} \ln \left(\frac{I_{L}+V_{T H-S i} g_{m-S i}}{V_{D D} g_{m-S i}}\right) \tag{3.5}
\end{equation*}
$$

The gate to source voltage of the Si MOSFET at the end of the stage, $v_{G S-S i}\left(t_{1-O F F}\right)$, is obtained by solving for $v_{G S-S_{i}}(t)$ in (3.1):

$$
\begin{equation*}
v_{G S-S i}\left(t_{1-O F F}\right)=\frac{I_{L}}{g_{m-S i}}+V_{T H-S i} \tag{3.6}
\end{equation*}
$$

There is no switching energy loss in either of the semiconductor devices since both remain in the conduction state.

### 3.3.2 $\mathrm{S}_{2 \text {-OFF }}-\mathrm{Si}$ MOSFET output capacitance charge

The channel current of the Si MOSFET $\left(i_{D-S i}(t)\right)$ starts to be restricted and the excess current charges the output capacitance of the Si MOSFET ( $\left.C_{G D-S i}+C_{D S-S i}+C_{G S-G a N}\right)$ and $v_{D S-S_{i}}(t)$ increases as a consequence.

The increase in $v_{D S-S_{i}}(t)$ appears as a small voltage rise in the overall cascode drain to source voltage. All the other variables remain in the same state. Even though $i_{D-s i}(t)$ has changed, no change is reflected in the cascode current.

Figure 3.4 presents the equivalent circuit for this stage.
The channel current of the Si MOSFET is given by:

$$
\begin{equation*}
i_{D-S i}(t)=g_{m-S i}\left(v_{G S-S i}(t)-V_{T H-S i}\right) \tag{3.7}
\end{equation*}
$$

Equation (3.2) is still valid for this stage. Since $v_{D S-S i}(t)$ is no longer zero, a new equation is written for the MOSFET gate node:

$$
\begin{equation*}
i_{G}(t)=C_{i s s-S i} \frac{d v_{G S-S i}(t)}{d t}-C_{G D-S i} \frac{d v_{D S-S i}(t)}{d t} \tag{3.8}
\end{equation*}
$$

Applying Kirchhoff's current law at the Si MOSFET drain node:

$$
\begin{equation*}
I_{L}=i_{D-S i}(t)+C_{o s s-S i} \frac{d v_{D S-S i}(t)}{d t}-C_{G D-S i} \frac{d v_{G S-S i}(t)}{d t} \tag{3.9}
\end{equation*}
$$

$C_{o s s-S i}$ is the total effective output capacitance of the Si MOSFET including $C_{G D-S i}$, $C_{D S-S i}$ and $C_{G S-G a N} . C_{G S-G a N}$ is included since it is in parallel with $C_{D S-S i}$.


Figure 3.4: Turn-off $\mathrm{S}_{2 \text {-OFF }}$ circuit, $i_{D-S i}(t)>0$
Equations (3.8) and (3.9) can be combined to eliminate $d v_{D S-S i} / d t$, and $i_{D-S i}$ and $i_{G}$ may be eliminated using (3.7) and (3.2), allowing a solution for $v_{G S-S i}(t)$. The resultant equation is:

$$
\begin{equation*}
v_{G S-S i}(t)=\left(v_{G S-S i}\left(t_{1-O F F}\right)+k_{F 202}\right) e^{-k_{F 201}\left(t-t_{1-O F F}\right)}-k_{F 202} \tag{3.10}
\end{equation*}
$$

The definition of the constants $k_{F 201}$ and $k_{F 202}$ can be found in the Appendix A. The constants $t_{l-O F F}$ and $v_{G S-S i}\left(t_{l-O F F}\right)$, defined in (3.5) and (3.6), represents the initial conditions of the stage.

The drain to source voltage of the Si MOSFET is obtained by substituting for the first derivative of $v_{G S-S i}$ in (3.8) using (3.10) and integrating, the final expression is:

$$
\begin{equation*}
v_{D S-S i}(t)=k_{F 203} e^{-k_{F 201}\left(t-t_{1}-O F F\right)}+k_{F 204}\left(t-t_{1-O F F}\right)-k_{F 203} \tag{3.11}
\end{equation*}
$$

The constants are defined in Appendix A.

This stage ends when the GaN transistor enters the linear region that is when the following condition is met:

$$
\begin{equation*}
g_{m-G a N}\left(-v_{D S-S i}(t)-V_{T H-G a N}\right)=I_{L} \tag{3.12}
\end{equation*}
$$

$V_{T H-G a N}$ is the threshold voltage of the GaN HEMT.

The stage end time ( $t_{2-O F F}$ ) may be determined by substituting for $v_{D S-S i}(t)$ in (3.12) using (3.11). However, the resulting equation can't be analytically solved. The value of $t_{2 \text {-OFF }}$ may be obtained by using numerical methods. The value of $v_{G S-S i}$ at the end of the stage, $v_{G S-S i}\left(t_{2 \text {-OFF }}\right)$, is obtained by evaluating (3.10) for $t=t_{2 \text {-OFF }}$. The value of $v_{D S-S i}$ at the end of the stage, $v_{D S-S i}\left(t_{2-O F F}\right)$, is calculated from (3.12) for $t=t_{2-O F F}$.

If $v_{G S-S_{i}}(t)$ drops below the threshold voltage $V_{T H-S i}$ before the end of this stage, then $i_{D-S i}(t)$ is equal to zero in (3.9) and the equations for $v_{G S-S i}(t)$ and $v_{D S-S i}(t)$ are as in (3.10) and (3.11) but with the constant definition changed as shown in Appendix A.

Switching losses will occur in the Si MOSFET if $v_{G S-S i}(t)$ has not decreased below the Si MOSFET threshold voltage. The switching loss can be obtained using:

$$
\begin{equation*}
E_{O F F-2}=\int_{t_{1-O F F}}^{t_{2}-O F F} v_{D S-S i}(t) i_{D-S i}(t) d t \tag{3.1.1}
\end{equation*}
$$

The output capacitance of the Si MOSFET stores some energy as $v_{D S-S i}(t)$ increases. The energy obtained using $v_{D S \text {-cascode }}(t)$ and $i_{\text {cascode }}(t)$ during $\mathrm{S}_{2 \text {-OFF }}$ (as in a practical measurement) includes both the energy that is dissipated in the channel of the Si MOSFET and the energy that is stored in its output capacitance.

### 3.3.3 $\mathbf{S}_{\text {3-OFF }}$ - GaN HEMT channel current fall

The gate to source voltage of the Si MOSFET continues decreasing, restricting its channel current even more. The excess current charges the output capacitance of the Si MOSFET and $v_{D S-S i}(t)$ continues rising. As $v_{D S-S i}(t)$ rises, the GaN HEMT current is restricted and the excess current charges the GaN HEMT output capacitance and $v_{D S-G a N}(t)$ increases.

The higher the restriction in $i_{D-S i}(t)$, the higher the current that charges the output capacitance of the Si MOSFET and the quicker $v_{D S-S i}(t)$ increases. For cases where $R_{G}$ is very low, $v_{G S-S i}(t)$ decreases very quickly and $v_{D S-S i}(t)$ reaches $-V_{T H-G a N}$ in a very short period of time turning off the GaN HEMT channel before $v_{D S-G a N}(t)$ has risen significantly. The resulting power loss in the transistors will be very small when compared against a single device where the turn-off process involves the operating current commutating under high drain-to-source voltage conditions resulting in high instantaneous power losses. This is one of the main advantages of the cascode configuration. On the other hand, $i_{D-G a N}(t)$ commutates under high $v_{D S-G a N}(t)$ conditions when $R_{G}$ has high values.

The increase in $v_{D S-G a N}(t)$ results in an equal, but opposite discharge of the freewheel diode capacitance $C_{D}$. The cascode drain to source voltage reflects the changes in $v_{D S-S i}(t)$ and $v_{D S-G a N}(t)$. The cascode current $i_{\text {cascode }}$ reflects the change in $i_{D-G a N}(t)$ but doesn't reach zero since there is current still flowing through the cascode device output capacitance.

The equivalent circuit is illustrated in Figure 3.5.
Equation (3.8) combined with (3.2) apply to this stage. The following equation can be written by applying Kirchhoff's current law to the drain of the GaN HEMT:

$$
\begin{gather*}
\left(C_{o s s-G a N}+C_{D}\right) \frac{d v_{D S-G a N}(t)}{d t}+\left(C_{G D-G a N}+C_{D}\right) \frac{d v_{D S-S i}(t)}{d t} \\
+i_{D-G a N}(t)=I_{L} \tag{3.14}
\end{gather*}
$$

where:

$$
\begin{equation*}
i_{D-G a N}=g_{m-G a N}\left(-v_{D S-S i}(t)-V_{T H-G a N}\right) \tag{3.15}
\end{equation*}
$$



Figure 3.5: Turn-off $\mathrm{S}_{3 \text {-OFF }}$ circuit, $i_{D-S i}(t)>0$
By applying Kirchhoff's current law to the drain of the Si MOSFET and using (3.15), the equation in (3.16) may be written.

$$
\begin{gather*}
C_{D S-G a N} \frac{d v_{D S-G a N}(t)}{d t}-C_{o s s-S i} \frac{d v_{D S-S i}(t)}{d t}+C_{G D-S i} \frac{d v_{G S-S i}(t)}{d t} \\
-g_{m-G a N} v_{D S-S i}(t)-g_{m-S i} v_{G S-S i}(t)-g_{m-G a N} V_{T H-G a N}+g_{m-S i} V_{T H-S i}=0 \tag{3.16}
\end{gather*}
$$

To simplify the solution of the three differential equations with three variables, the combination of (3.8) and (3.2) is transformed to the Laplace domain and solved for $V_{G S-S i}(S)$, the resultant equations is:

$$
\begin{equation*}
V_{G S-S i}(s)=\frac{k_{F 305} s V_{D S-S i}(s)}{s+k_{F 307}}+\frac{k_{F 306}}{s+k_{F 307}} \tag{3.17}
\end{equation*}
$$

Similarly, (3.14) is transformed to the Laplace domain and solved for $V_{D S-G a N}(s)$, the resultant expression is:

$$
\begin{equation*}
V_{D S-G a N}(s)=k_{F 301} V_{D S-S i}(s)+\frac{k_{F 302} V_{D S-S i}(s)}{s}+\frac{k_{F 303}}{s^{2}}+\frac{k_{F 304}}{s} \tag{3.18}
\end{equation*}
$$

Finally, (3.16) is transformed to the Laplace domain. The following equation is obtained:

$$
\begin{align*}
& C_{D S-G a N} s V_{D S-G a N}(s)-C_{o s s-S i}\left(s+\frac{g_{m-G a N}}{C_{o s s-S i}}\right) V_{D S-S i}(s) \\
& +C_{G D-S i}\left(s-\frac{g_{m-S i}}{C_{G D-S i}}\right) V_{G S-S i}(s)+\frac{k_{F 308}}{s}+k_{F 309}=0 \tag{3.19}
\end{align*}
$$

where $s$ is the Laplace operator and the constants are defined in the Appendix A. Equations (3.17) - (3.19) can be cross-substituted to eliminate two of the three variables, then reverse transformed to obtain the time domain expressions for the main voltages of the circuit. The following equation is obtained for $v_{D S-S i}(t)$ :

$$
\begin{equation*}
v_{D S-S i}(t)=k_{F 318}+k_{F 319} e^{-k_{F 312}\left(t-t_{2}-O F F\right)}+k_{F 320} e^{-k_{F 313}\left(t-t_{2}-O F F\right)} \tag{3.20}
\end{equation*}
$$

The gate to source voltage of the Si MOSFET is calculated from (3.17) substituting the Laplace transform of (3.20). The resultant time domain equation is:

$$
\begin{gather*}
\left.\left.v_{G S-S i}(t)=k_{F 321} e^{-k_{F 312}\left(t-t_{2}-O F F\right.}\right)+k_{F 322} e^{-k_{F 313}\left(t t_{2}-O F F\right.}\right) \\
+k_{F 323} e^{-k_{F 307}\left(t-t_{2}-O F F\right)} \tag{3.21}
\end{gather*}
$$

The drain to source voltage of the GaN HEMT is obtained using (3.14) and substituting (3.20) and its first derivative, the resultant expression is:

$$
\left.\begin{array}{rl}
v_{D S-G a N}(t)= & -\frac{k_{F 326}}{k_{F 312}}\left(e^{-k_{F 312}\left(t-t_{2}-O F F\right)}-1\right)-\frac{k_{F 327}}{k_{F 313}}\left(e^{-k_{F 313}\left(t-t_{2}-O F F\right.}\right) \\
1 \tag{3.22}
\end{array}\right)
$$

The definition of the constants is presented in the Appendix A.
If $v_{G S-S i}(t)$ drops to the threshold voltage before the end of this stage, then $i_{D-S_{i}}(t)$ is equal to zero and (3.16) changes to:

$$
\begin{gather*}
C_{D S-G a N} \frac{d v_{D S-G a N}(t)}{d t}-C_{o s s-S i} \frac{d v_{D S-S i}(t)}{d t}+C_{G D-S i} \frac{d v_{G S-S i}(t)}{d t} \\
-g_{m-G a N} v_{D S-S i}(t)-g_{m-G a N} V_{T H-G a N}=0 \tag{3.23}
\end{gather*}
$$

The equations for $v_{G S-S i}(t), v_{D S-S i}(t)$ and $v_{D S-G a N}(t)$ are given by (3.20) - (3.22) but with changes to the definition of the constants as shown in Appendix A.

This stage ends when $i_{D-G a N}(t)=0$. The end time of the stage, $t_{3-O F F}$, is obtained by substituting the stage ending condition in (3.15) for $t=t_{3-\text { OFF }}$, equating it with (3.20) and solving for $t_{3 \text {-OFF }}$ by using a numerical method. The values of $v_{D S-S i}, v_{G S-S i}$ and $v_{D S-G a N}$ at the end of the stage $\left(v_{D S-S i}\left(t_{3-O F F}\right), v_{G S-S i}\left(t_{3-O F F}\right)\right.$ and $\left.v_{D S-G a N}\left(t_{3-O F F}\right)\right)$ are obtained by evaluating (3.20), (3.21) and (3.22) for $t=t_{3}$-OFF.

The main power losses in this stage occur when the GaN HEMT channel current reduces at the same time that $v_{D S-G a N}(\mathrm{t})$ increases. This energy loss can be calculated as:

$$
\begin{equation*}
E_{o f f-3}=\int_{t_{2}-O F F}^{t_{3}-O F F} v_{D S-G a N}(t) i_{D-G a N}(t) d t \tag{3.24}
\end{equation*}
$$

Additional energy is dissipated in the Si MOSFET channel since its current is also switching simultaneously with a rising drain to source voltage. Evidently, some energy is stored in the output capacitance of both devices which form the cascode arrangement.

The energy data calculated using just $v_{D S \text {-cascode }}(t)$ and $i_{\text {cascode }}(t)$ includes the energy dissipated in both channels and the energy stored in the output capacitance of the cascode device.

### 3.3.4 $\mathrm{S}_{\text {4-OFF }}$ - cascode drain-source voltage rise

After $i_{D-G a N}(t)=0$, the entire $I_{L}$ current charges the output capacitance of the GaN HEMT ( $C_{o s s-G a N}$ ), discharges the freewheel diode capacitance $C_{D}$, and $v_{D S-G a N}(t)$ increases. Similarly, the output capacitance of the Si MOSFET is charged and $v_{D S-S i}(t)$ keeps increasing. The voltage of the overall cascode arrangement increases until it reaches $V_{i}$. The current of the cascode device drops to zero instantaneously when $v_{D S \text {-cascode }}=V_{i}$ due to the absence of parasitic inductance that otherwise would limit the rate of current fall.

Figure 3.6 shows the equivalent circuit during this stage.


Figure 3.6: Turn-off $\mathrm{S}_{4 \text {-OFF }}$ circuit, $i_{D-S i}(t)>0$
The combination of equations (3.8) and (3.2) is still valid for this stage. The following two equations can be written for the drain of the GaN HEMT and the drain of the Si MOSFET nodes:

$$
\begin{gather*}
\left(C_{o s s-G a N}+C_{D}\right) \frac{d v_{D S-G a N}(t)}{d t}+\left(C_{G D-G a N}+C_{D}\right) \frac{d v_{D S-S i}(t)}{d t}=I_{L}  \tag{3.25}\\
C_{D S-G a N} \frac{d v_{D S-G a N}(t)}{d t}-C_{o s s-S i} \frac{d v_{D S-S i}(t)}{d t}+C_{G D-S i} \frac{d v_{G S-S i}(t)}{d t} \\
\quad-g_{m-S i} v_{G S-S i}(t)+g_{m-S i} V_{T H-S i}=0 \tag{3.26}
\end{gather*}
$$

To enable solution, the combination of equations (3.8) and (3.2) is transformed to the Laplace domain and solved for $V_{G S-S i}(s)$, the following equation is obtained:

$$
\begin{equation*}
V_{G S-S i}(s)=\frac{k_{F 405} s V_{D S-S i}(s)}{s+k_{F 407}}+\frac{k_{F 406}}{s+k_{F 407}} \tag{3.27}
\end{equation*}
$$

Next, (3.25) is transformed to the Laplace domain and solved for $V_{D S-G a N}(s)$ obtaining:

$$
\begin{equation*}
V_{D S-G a N}(s)=k_{F 401} V_{D S-S i}(s)+\frac{k_{F 403}}{s^{2}}+\frac{k_{F 404}}{s} \tag{3.28}
\end{equation*}
$$

Equation (3.26) is finally transformed to the Laplace domain, the resultant equation is:

$$
\begin{gather*}
C_{D S-G a N} s V_{D S-G a N}(s)-C_{o s s-S i} s V_{D S-S i}(s) \\
+C_{G D-S i}\left(s-\frac{g_{m-S i}}{C_{G D-S i}}\right) V_{G S-S i}(s)+\frac{k_{F 408}}{s}+k_{F 409}=0 \tag{3.29}
\end{gather*}
$$

The constants are defined in Appendix A. The time domain expressions of $v_{D S-S i}(t)$ is obtained by cross-substitution between equations (3.27)-(3.29) and then inverse transformation back to the time domain. The drain-source voltage of the silicon MOSFET is obtained as:

$$
\begin{equation*}
v_{D S-S i}(t)=k_{F 421}+k_{F 422}\left(t-t_{3-O F F}\right)+k_{F 423} e^{-k_{F 412}\left(t-t_{3}-O F F\right)} \tag{3.30}
\end{equation*}
$$

The drain to source voltage of the GaN HEMT can be obtained by substituting the first derivative of (3.30) into (3.25), the resultant expression is:

$$
\begin{gather*}
v_{D S-G a N}(t)=k_{F 403}\left(t-t_{3-O F F}\right)+k_{F 401}\left(v_{D S-S i}(t)-v_{D S-S i}\left(t_{3-O F F}\right)\right) \\
+v_{D S-G a N}\left(t_{3-O F F}\right) \tag{3.31}
\end{gather*}
$$

The gate to source voltage of the Si MOSFET can be calculated from (3.27) substituting the Laplace transform of (3.30). The time domain equation is:

$$
\begin{equation*}
v_{G S-S i}(t)=k_{F 424}+k_{F 425} e^{-k_{F 407}\left(t-t_{3}-O F F\right)}+k_{F 426} e^{-k_{F 412}\left(t-t_{3}-O F F\right)} \tag{3.32}
\end{equation*}
$$

If $v_{G S-S i}(t)$ drops below $V_{T H-S i}$ then $i_{D-S i}(t)=0$. Equations (3.2), (3.8) and (3.25) are still valid but (3.26) changes to:

$$
\begin{equation*}
C_{D S-G a N} \frac{d v_{D S-G a N}}{d t}-C_{o s s-S i} \frac{d v_{D S-S i}}{d t}+C_{G D-S i} \frac{d v_{G S-S i}}{d t}=0 \tag{3.33}
\end{equation*}
$$

Under these conditions the equations for $v_{G S-S i}(t), v_{D S-S i}(\mathrm{t})$ and $v_{D S-G a N}(t)$ are as in (3.30) - (3.32) but the constant definitions change as shown in Appendix A.

This stage ends when $v_{D S \text {-cascode }}(t)$ is equal to $V_{i}$.

If $v_{G S-S i}(t)$ has not dropped below $V_{T H-S i}$ then there is a small power loss in the channel of the Si MOSFET. Otherwise, there is no switching loss during this stage; all the energy involved in this stage is stored in the output capacitance of the cascode arrangement.

### 3.4 Turn-on

The circuit is in the following conditions before the turn-on process: the driver voltage is in the low state (zero volts), both transistor channels are off and the inductor current flows through the freewheeling diode. The cascode voltage is approximately equal to $V_{i}$. Figure 3.7 shows the turn-on waveforms, [107].

### 3.4.1 $\mathrm{S}_{1-\mathrm{ON}}$ - Si MOSFET input capacitance charge

The driver voltage is switched from zero to $V_{D D}$ at the beginning of this stage. The gate to source voltage of the Si MOSFET increases up to its threshold voltage charging the input capacitance of the Si MOSFET during this stage. All the other variables are unchanged. Figure 3.8 shows the equivalent circuit during this stage.

The following two equations can be written:

$$
\begin{gather*}
i_{G}(t) R_{G}+v_{G S-S i}(t)=V_{D D}  \tag{3.34}\\
i_{G}(t)=C_{i s s-S i} \frac{d v_{G S-S i}(t)}{d t} \tag{3.35}
\end{gather*}
$$

Equating (3.34) and (3.35):

$$
\begin{equation*}
\frac{d v_{G S-S i}(t)}{d t}+\frac{v_{G S-S i}(t)}{R_{G}\left(C_{i s s-S i}\right)}=\frac{V_{D D}}{R_{G}\left(C_{i s s-S i}\right)} \tag{3.36}
\end{equation*}
$$



Figure 3.7: Turn-on model waveforms, [107]
Solving (3.36):

$$
\begin{equation*}
v_{G S-S i}(t)=V_{D D}\left(1-e^{-\frac{t}{R_{G} C_{i s s-S i}}}\right) \tag{3.37}
\end{equation*}
$$

The gate to source voltage is the only variable changing and there is no switching loss since both channels are off.


Figure 3.8: Turn-on $\mathrm{S}_{1-\mathrm{ON}}$ circuit
The stage ends when $v_{G S-S i}=V_{T H-S i}$. The stage end time, $t_{l-O N}$, is obtained using (3.37) and using the stage end condition for $t=t_{l-\mathrm{ON}}$ :

$$
\begin{equation*}
t_{1-O N}=R_{G}\left(C_{i s s-S i}\right) \ln \left(\frac{V_{D D}}{V_{D D}-V_{T H-S i}}\right) \tag{3.38}
\end{equation*}
$$

### 3.4.2 $\mathbf{S}_{2-\mathrm{ON}}$ - Si MOSFET output capacitance discharge

Once $v_{G S-S i}(t)$ exceeds the MOSFET threshold voltage $V_{T H-S i}$, the channel of the Si MOSFET starts to conduct. This current discharges the output capacitance of the Si $\operatorname{MOSFET}$ and $v_{D S-S i}(t)$ starts to decrease. The drain to source voltage of the GaN HEMT increases slightly as $v_{D S-S i}(t)$ decreases. The overall cascode drain to source voltage and cascode current remain unchanged.

Figure 3.9 shows the equivalent circuit during this stage.


Figure 3.9: Turn-on $\mathrm{S}_{2 \text {-ON }}$ circuit
Similar to the analysis for stage 2 of the turn-off process ( $\mathrm{S}_{2 \text {-OFF }}$ ) in section 3.3.2, the rate of change of MOSFET drain-source voltage may be related to the gate circuit conditions by equation (3.39).

$$
\begin{equation*}
\frac{d v_{D S-S i}(t)}{d t}=\frac{C_{i s s-S i}}{C_{G D-S i}} \frac{d v_{G S-S i}(t)}{d t}+\frac{v_{G S-S i}(t)}{R_{G} C_{G D-S i}}-\frac{V_{D D}}{R_{G} C_{G D-S i}} \tag{3.39}
\end{equation*}
$$

Equation (3.7) describes the channel current of the Si MOSFET.

Applying Kirchhoff current law to the drain of the Si MOSFET results in:

$$
\begin{equation*}
g_{m-S i}\left(v_{G S-S i}(t)-V_{T H-S i}\right)=C_{G D-S i} \frac{d v_{G S-S i}(t)}{d t}-C_{o s s-S i} \frac{d v_{D S-S i}(t)}{d t} \tag{3.40}
\end{equation*}
$$

where $C_{\text {oss-Si }}$ is as before the total effective output capacitance of the Si MOSFET and includes $C_{D S-S i}, C_{G D-S i}$ and $C_{G S-G a N}$.

Combining equations (3.39) and (3.40) to eliminate $d v_{D S-S i} / d t$ and solving for $v_{G S-S i}(t):$

$$
\begin{equation*}
v_{G S-S i}(t)=\left(v_{G S-S i}\left(t_{1-O N}\right)+k_{N 202}\right) e^{-k_{N 201}\left(t-t_{1-O N}\right)}-k_{N 202} \tag{3.41}
\end{equation*}
$$

The expression for $v_{D S-S i}(t)$ can then be obtained by substituting (3.41) and its derivative back into (3.39):

$$
\begin{equation*}
v_{D S-S i}(t)=k_{N 203} e^{-k_{N 201}\left(t-t_{1}-O N\right)}+k_{N 204}\left(t-t_{1-O N}\right)+v_{D S-S i}\left(t_{1-O N}\right)-k_{N 203} \tag{3.42}
\end{equation*}
$$

where $t_{1-O N}$ is defined in (3.38). The constants in equations (3.41) and (3.42) are defined in Appendix A.

This stage ends when $v_{D S-S i}(t)=-V_{T H-G a N}$. This condition is substituted into (3.42) and solved for $t$ using numerical methods to obtain the stage end time, $t_{2 \text {-ON }}$, this value is substituted into (3.41) and (3.42) to obtain $v_{G S-S i}\left(t_{2-O N}\right)$ and $v_{D S-S i}\left(t_{2-O N}\right)$ which are the final values of the variables and the initial conditions of the next stage.

Part of the energy stored in the output capacitance of the Si MOSFET is dissipated in the channel of the Si MOSFET during this stage. The energy can be calculated using:

$$
\begin{equation*}
E_{o n-2}=\int_{t_{1}-O N}^{t_{2-O N}} v_{D S-S i}(t) i_{D-S i}(t) d t \tag{3.43}
\end{equation*}
$$

### 3.4.3 $\mathrm{S}_{3 \text {-on }}$ - GaN HEMT channel current rise

The gate to source voltage of the Si MOSFET continues increasing and $i_{D-S i}(t)$ increases further. As $i_{D-S i}(t)$ increases, $v_{D S-S i}(t)$ decreases and $v_{G S-G a N}(t)$ increases, resulting in a rising current through the channel of the GaN HEMT. The rate of rise of current is driven by the rate of change of $v_{D S-S i}(t)$. The inductor current is transferred from the freewheel diode to the cascode channel during this stage. The drain voltage of the GaN HEMT is assumed to remain constant for simplicity. The cascode overall voltage remains unchanged since any changes in $v_{D S-S i}(t)$ are compensated by an equal and opposite change in $v_{D S-G a N}(t)$. The cascode current is determined by the change in $i_{D-G a N}(t)$.

The inductor current is shared between the freewheeling diode and the channel of the GaN HEMT.

Figure 3.10 shows the equivalent circuit during this stage.


Figure 3.10: Turn-on $\mathrm{S}_{3 \text {-on }}$ circuit
Equation (3.39) in turn-on stage $\mathrm{S}_{2 \text {-ON }}$, section 3.4.2 is still valid and in addition:

$$
\begin{equation*}
\frac{d v_{D S-S i}(t)}{d t}+\frac{d v_{D S-G a N}(t)}{d t}=0 \tag{3.44}
\end{equation*}
$$

Applying Kirchhoff's current law at the drain of the Si MOSFET:

$$
\begin{align*}
& g_{m-S i}\left(v_{G S-S i}(t)-V_{T H-S i}\right)+C_{o s s-S i} \frac{d v_{D S-S i}(t)}{d t}=C_{G D-S i} \frac{d v_{G S-S i}(t)}{d t} \\
& \quad+C_{D S-G a N} \frac{d v_{D S-G a N}(t)}{d t}+g_{m-G a N}\left(-v_{D S-S i}(t)-V_{T H-G a N}\right) \tag{3.45}
\end{align*}
$$

Equations (3.39), (3.44) and (3.45) form a set of three differential equations with three variables. By eliminating $v_{D S-G a N}$ by cross-substituting, then transforming into the Laplace domain, expressions in terms of $V_{G S-S i}(s)$ and $V_{D S-S i}(s)$ are obtained:

$$
\begin{equation*}
V_{G S-S i}(s)=\frac{k_{N 306} s}{s+k_{N 304}} V_{D S-S i}(s)+\frac{k_{N 307}}{s\left(s+k_{N 304}\right)}+\frac{k_{N 308}}{s+k_{N 304}} \tag{3.46}
\end{equation*}
$$

$$
\begin{equation*}
\left(k_{N 309} s+g_{m-G a N}\right) V_{D S-S i}(s)=\left(C_{D S-S i} s-g_{m-S i}\right) V_{G S-S i}(s)+\frac{k_{N 310}}{s}+k_{N 311}(3 \tag{3.47}
\end{equation*}
$$

The time domain expression for $v_{D S-S i}(t)$ is obtained by eliminating $v_{G S-S i}(t)$ between equations (3.46) and (3.47) and reverse transforming the expression:

$$
\begin{equation*}
v_{D S-S i}(t)=k_{N 320}+k_{N 321} e^{-k_{N 315}\left(t-t_{2-O N}\right)}+k_{N 322} e^{-k_{N 316}\left(t-t_{2-O N}\right)} \tag{3.48}
\end{equation*}
$$

The gate to source voltage of the Si MOSFET is then obtained using (3.46) and the Laplace transform of (3.48):

$$
\begin{gather*}
v_{G S-S i}(t)=k_{N 323}+k_{N 324} e^{-k_{N 315}\left(t-t_{2}-O N\right)}+k_{N 325} e^{-k_{N 316}\left(t-t_{2}-O N\right)} \\
+k_{N 326} e^{-k_{N 304}\left(t-t_{2}-O N\right)} \tag{3.49}
\end{gather*}
$$

The definitions of the constants in equations (3.48) and (3.49) can be found in Appendix A.

This stage ends when $i_{D-G a N}(t)$ is equal to the inductor current $I_{L}$. The end time of the stage, $t_{3-O N}$, is determined by substituting the stage end condition $\left(i_{D-G a N}(t)=I_{L}\right)$ and $v_{D S-S i}$ of (3.48) into (3.15) of section 3.3.3 and solving for t . The final values of $v_{G S-S i}$ and $v_{D S-S i}\left(v_{G S-S i}\left(t_{3-O N}\right)\right.$ and $\left.v_{D S-S i}\left(t_{3-O N}\right)\right)$ which are the initial conditions for the next stage are obtained by evaluating (3.48) and (3.49) for $t=t_{3-\mathrm{ON}}$.

The power losses mainly occur in the channel of the GaN HEMT during the increase of its current under high voltage conditions, additional energy is dissipated in the channel of the Si MOSFET since $i_{D-S i}(t)$ rises as $v_{D S-S_{i}}(t)$ decreases, but this energy is not as high as that in the channel of the GaN HEMT. The energy losses can be calculated using:

$$
\begin{equation*}
E_{o n-3}=\int_{t_{2}-O N}^{t_{3-O N}} v_{D S-G a N}(t) i_{D-G a N}(t) d t+\int_{t_{2}-O N}^{t_{3}-O N} v_{D S-S i}(t) i_{D-S i}(t) d t \tag{3.50}
\end{equation*}
$$

### 3.4.4 $\mathrm{S}_{4-\mathrm{ON}}$ - cascode drain-source voltage fall

Once the channel of the GaN HEMT is conducting the inductor current, its output capacitance starts to be discharged and $v_{D S-G a N}(t)$ decreases. As $v_{D S-G a N}(t)$ falls there will be a corresponding rise in the voltage of the freewheeling diode, charging its parasitic capacitance $C_{D}$. This current is added to the inductor current and appears as a current overshoot in the cascode current waveform. The change in both $v_{D S-S i}(t)$ and
$v_{D S-G a N}(t)$ is reflected in $v_{D S-\operatorname{cascode}}(t) . C_{D S-G a N}$ and $C_{G D-G a N}$ are discharged directly into the channel of the GaN HEMT and this current is not part of $i_{\text {cascode }}(t)$. The same applies to the output capacitance of the Si MOSFET.

Figure 3.11 shows the equivalent circuit during this stage.


Figure 3.11: Turn-on $\mathrm{S}_{4-\mathrm{ON}}$ circuit
Applying Kirchhoff's current law at the drain of the GaN HEMT:

$$
\begin{align*}
\left(C_{o s s-G a N}+C_{D}\right) \frac{d v_{D S-G a N}(t)}{d t} & =-\left(C_{G D-G a N}+C_{D}\right) \frac{d v_{D S-S i}(t)}{d t}+g_{m-G a N} v_{D S-S i}(t) \\
& +g_{m-G a N} V_{T H-G a N}+I_{L} \tag{3.51}
\end{align*}
$$

Equations (3.39) and (3.45) for the MOSFET are still valid for this stage. Transforming equations (3.39) and (3.51) into the Laplace domain and solving for $V_{G S-S_{i}}(s)$ and $V_{D S-G a N}(s)$ respectively results in:

$$
\begin{equation*}
V_{G S-S i}(s)=\frac{k_{N 406} s}{s+k_{N 404}} V_{D S-S i}(s)+\frac{k_{N 407}}{s\left(s+k_{N 404}\right)}+\frac{k_{N 408}}{s+k_{N 404}} \tag{3.52}
\end{equation*}
$$

$$
\begin{gather*}
V_{D S-G a N}(s)=k_{N 401} \frac{s+k_{N 402}}{s} V_{D S-S i}(s)+\frac{k_{N 403}}{s^{2}} \\
+\frac{v_{D S-G a N}\left(t_{3-O N}\right)-k_{N 401} v_{D S-S i}\left(t_{3-O N}\right)}{s} \tag{3.53}
\end{gather*}
$$

Finally, transforming (3.45) into the Laplace domain:

$$
\begin{gather*}
\left(k_{N 409} s+g_{m-G a N}\right) V_{D S-S i}(s)=\left(C_{G D-S i} s-g_{m-S i}\right) V_{G S-S i}(s) \\
+C_{D S-G a N} S V_{D S-G a N}(s)+\frac{k_{N 410}}{s}+k_{N 411} \tag{3.54}
\end{gather*}
$$

Equations (3.52) and (3.53) are substituted into (3.54) and then reverse transformed to obtain the time domain expression of $v_{D S-S i}(t)$. The following equation is obtained for $v_{D S-S i}(t)$ :

$$
\begin{equation*}
v_{D S-S i}(t)=k_{N 420}+k_{N 421} e^{-k_{N 415}\left(t-t_{3}-O N\right)}+k_{N 422} e^{-k_{N 416}\left(t-t_{3}-O N\right)} \tag{3.55}
\end{equation*}
$$

Next, $v_{G S-S i}$ can be obtained by substituting the Laplace transform of (3.55) into (3.52) and reverse transforming. The following equation is obtained.

$$
\begin{align*}
v_{G S-S i}(t)=k_{N 423}+ & k_{N 424} e^{-k_{N 415}\left(t-t_{3}-O N\right)}+k_{N 425} e^{-k_{N 416}\left(t-t_{3}-O N\right)} \\
& +k_{N 426} e^{k_{N 404}\left(t-t_{3}-O N\right)} \tag{3.56}
\end{align*}
$$

Similarly, $v_{D S-G a N}$ can be calculated by substituting the Laplace transform of (3.55) into (3.53) and reverse transforming. The obtained time domain expression is:

$$
\begin{align*}
v_{D S-G a N}(t)=k_{N 427} & +k_{N 428}\left(t-t_{3-O N}\right)+k_{N 429} e^{-k_{N 415}\left(t-t_{3-O N}\right)} \\
& +k_{N 430} e^{-k_{N 416}\left(t-t_{3}-O N\right)} \tag{3.57}
\end{align*}
$$

This stage ends when $v_{D S \text {-GaN }}$ reaches its conduction value, ideally zero. After this, the remaining energy stored in the output capacitance of the Si MOSFET is discharged through its channel.

The main losses during this stage occur in the channel of the GaN HEMT since the drain to source voltage switches under high channel current conditions. Additional power loses are present in the channel of the Si MOSFET as $v_{D S-S i}$ decreases under high current conditions. The energy can be calculated with the following expression:

$$
\begin{equation*}
E_{o n-4}=\int_{t_{3-O N}}^{t_{4-O N}} v_{D S-G a N}(t) i_{D-G a N}(t) d t+\int_{t_{3-O N}}^{t_{4-O N}} v_{D S-S i}(t) i_{D-S i}(t) d t \tag{3.58}
\end{equation*}
$$

The energy loss calculated using $v_{D S \text {-cascode }}(t)$ and $i_{\text {cascode }}(t)$ will be an under-estimate since it does not include the energy stored in the output capacitance of the cascode transistor.

### 3.5 MatLab implementation

MatLab was used to generate plots and to calculate the energy losses of the switching transients based in the developed simple model.

Two different MatLab scripts were developed for the implementation, one for the turn-off transient and another for the turn-on transient. Each script is divided into four different sections: parameters definition, stages definition, plots generation and energy losses summary.

## Parameters definition

The time resolution of the calculations, operating and driver conditions and devices' parameters such as threshold voltage, transconductance and parasitic capacitances are defined in this section.

## Stages definition

The switching transient stages are defined in this section. This section is divided into four different subsections, one per switching stage. Each subsection is implemented as described next.

First, the initial conditions and constants for the stage are defined. Next, the duration of each stage is calculated to generate the time arrays for the electrical variables and then the main current, voltage and power variables are calculated including the energy losses calculations as described in sections 3.3 and 3.4.

## Plots generation

The plots of the main parameters of the switching transients are generated. Examples of the generated plots are presented in sections 3.6.2 and 3.6.3.

## Energy losses summary

A summary of the different energy losses per stage is displayed in a text box and an example of the values provided is shown in section 3.7.

### 3.6 Model validation

A Transphorm TPH3006LD GaN cascode device rated at $600 \mathrm{~V}, 17 \mathrm{~A}$ (at $T_{j}=25^{\circ} \mathrm{C}$ ) and $R_{D S \text {-ON }}=0.15 \Omega$ (typical at $T_{j}=25^{\circ} \mathrm{C}$ ) was used to validate the model. The following sections present a summary of how the model parameters were determined using the SPICE model of the device and the characteristics of the model accuracy.

The model provides a simple and accurate alternative to evaluate and compare devices when SPICE models are not available. The time of development of SPICE models can be long because of the complexity of accurately deriving all the parameters such as the parasitic inductances whilst the simple model parameters can be easily derived by the device manufacturers.

### 3.6.1 Model parameters

The parameters required to validate the simple model were derived from the SPICE model of the GaN cascode part provided by Transphorm. Practical measurement of the parameters was not possible since the two devices were in a single package. The individual cascode devices (the GaN HEMT and Si MOSFET) were split to determine their individual capacitance, transconductance and threshold voltage. The derivation of the different parameters is presented next.

## Internal gate resistor

The SPICE model shows an internal $6 \Omega$ gate resistor connected to the gate terminal of the Si MOSFET. This value will be added to any external gate resistor.

## Threshold voltages

The SPICE parameters of the Si MOSFET show that the threshold voltage of the Si MOSFET ( $V_{T H-S i}$ ) is 2.25 V whilst the threshold voltage of the GaN HEMT ( $V_{T H-G a N}$ ) is -22 V .

## Transistors' capacitances and transconductance

The gate-source, gate-drain and drain-source capacitances ( $C_{G S-S i}, C_{G D-S i}$ and $C_{D S-S i}$ ) were obtained by small signal AC analysis of the device at 1 MHz . The devices' capacitance is frequency independent; 1 MHz was selected for being the test frequency typically specified in manufacturers' datasheets. $C_{G S-S i}$ and $C_{G D-S i}$ are obtained using the circuit shown in Figure 3.12, the DC power supply connected between drain and source sets the drain-source voltage and the power supply from gate to source injects a $0.5 \mathrm{~V}, 1 \mathrm{MHz} \mathrm{AC}$ signal for the capacitance evaluation. The gate-source impedance $\left(Z_{G S-S i}\right)$ is calculated from the AC voltage and source current ( $i_{S-S i}$ ) whilst the gate-drain impedance $\left(Z_{G D-S i}\right)$ is calculated from the AC voltage and the drain current $\left(i_{D-S i}\right)$.


Figure 3.12: SPICE small signal AC analysis for input capacitance evaluation The equivalent capacitances are then obtained using the following equations:

$$
\begin{align*}
C_{G S-S i} & =\frac{1}{2 \pi f Z_{G S-S i}}  \tag{3.59}\\
C_{G D-S i} & =\frac{1}{2 \pi f Z_{G D-S i}} \tag{3.60}
\end{align*}
$$

The drain-source capacitance $\left(C_{D S-S i}\right)$ is obtained similarly but with a short-circuit between the gate and source and adding the AC signal in series with the power supply connected to the drain and source terminals as in Figure 3.13. The drain-source impedance $\left(\mathrm{Z}_{D S-S i}\right)$ is calculated from the AC voltage and the source current. The drain-source capacitance is then calculated as follows:

$$
\begin{equation*}
C_{D S-S i}=\frac{1}{2 \pi f Z_{D S-S i}} \tag{3.61}
\end{equation*}
$$



Figure 3.13: SPICE small signal AC analysis for output capacitance evaluation The capacitances are determined at different drain-source voltages and plotted in Figure 3.14. $C_{G S-S i}$ is constant and equal to 685.5 pF whilst $C_{G D-S i}$ and $C_{G S-S i}$ vary with $v_{D S-S i}$.


Figure 3.14: Si MOSFET capacitances: a) $C_{G S-S i}$ vs. $v_{D S-S i}$, b) $C_{G D-S i}$ vs. $v_{D S-S i}$ and c) $C_{D S-S i}$ vs. $v_{D S-S i}$

Constant capacitor values are determined for the model by determining equivalent capacitors which hold the same charge as the actual capacitors when charged to the same voltage. These are sometimes referred to as time-related equivalent capacitors and are determined as:

$$
\begin{equation*}
C_{(T R)}=\frac{\int_{0}^{V_{i}} C\left(V_{D S}\right) d V_{D S}}{V_{i}} \tag{3.62}
\end{equation*}
$$

The drain-source voltage of the Si MOSFET switches between zero and $-V_{T H-G a N}$, therefore, the equivalent capacitances $\left(C_{G D-S i(T R)}\right.$ and $\left.C_{D S-S i(T R)}\right)$ are calculated at $-V_{T H-G a N}$ and presented in Table 3.1 along with the constant gate to source capacitance.

Table 3.1: Si MOSFET equivalent capacitances at $V_{D S-S i}=22 \mathrm{~V}$

| Capacitance | Value (pF) |
| :---: | :---: |
| $C_{G S-S i}$ | 685.5 |
| $C_{G D-S i(T R)}$ | 89.5 |
| $C_{D S-S i(T R)}$ | 115.9 |

A constant value was determined for the transconductance for a specific current $I_{L}$ by taking the gradient of a straight line approximation to the $\mathrm{i}_{\mathrm{D}}: \mathrm{V}_{\mathrm{GS}}$ characteristic as shown in Figure 3.15.


Figure 3.15: Equivalent constant transconductance approximation

This approximation was used since the transconductance value must represent the transistor current as it switches between zero and the forced on-state level of $I_{L}$.

By monitoring $v_{G S}$ and $i_{D}$ during inductive turn-on in SPICE, the equivalent constant transconductance values were determined for several on-state current values and are plotted in Figure 3.16.


Figure 3.16: $g_{m-S i}$ vs. $i_{D-S i}$
The estimated parameters for the GaN HEMT were obtained in a similar way but with a reverse bias between gate and source to hold the device off for the estimation of the capacitances. The resultant capacitances are shown in Figure 3.17.


Figure 3.17: GaN HEMT capacitances: a) $C_{G S-G a N}$ vs. $v_{D S-G a N}$, b) $C_{G D-G a N}$ vs. $v_{D S-G a N}$ and c) $C_{D S-G a N}$ vs. $v_{D S-G a N}$
$C_{G S-G a N}$ and $C_{D S-G a N}$ are constant and equal to 85.8 pF and 25 pF respectively whilst $C_{G D-G a N}$ changes over the drain to source voltage of the GaN HEMT ( $v_{D S-G a N}$ ). These values and the time related equivalent gate-drain capacitance of the GaN HEMT $\left(\mathrm{C}_{\mathrm{GD}-\mathrm{GaN}(\mathrm{TR})}\right)$ at 200 V and 400 V are summarised in Table 3.2.

Table 3.2: GaN HEMT equivalent capacitances

| Capacitance | Value (pF) |
| :---: | :---: |
| $C_{G S-G a N}$ | 85.8 |
| $C_{D S-G a N}$ | 25 |
| $C_{G D-G a N(T R)}$ at $v_{D S-G a N}=200 \mathrm{~V}$ | 76.4 |
| $C_{G D-G a N(T R)}$ at $v_{D S-G a N}=400 \mathrm{~V}$ | 48.3 |

The calculated transconductance for the GaN HEMT for different on-state current values is plotted in Figure 3.18.


Figure 3.18: $g_{m-G a N}$ vs. $i_{D-G a N}$

## Freewheel diode capacitance

A SCS210AJ SiC diode rated at 650 V and 10 A (at $T_{j}=137^{\circ} \mathrm{C}$ ) was used as the freewheeling element. Its time related equivalent capacitance was calculated from the datasheet plot of capacitance against voltage and using (3.62). The values at reverse voltage $\left(V_{R}\right)$ equal to 200 V and 400 V are shown in Table 3.3.

Table 3.3: Freewheeling SCS210AJ SiC diode time related equivalent capacitance at $V_{R}=200 \mathrm{~V}$ and $V_{R}=400 \mathrm{~V}$

| Capacitance | Value (pF) |
| :---: | :---: |
| $\mathrm{C}_{\mathrm{D}(\mathrm{TR})} @ V_{R}=200 \mathrm{~V}$ | 73.1 |
| $\mathrm{C}_{\mathrm{D}(\mathrm{TR})} @ V_{R}=400 \mathrm{~V}$ | 56.7 |

The inductor capacitance (in parallel with the diode capacitance) was neglected since it is one order of magnitude smaller than the diode capacitance $(<3 \mathrm{pF})$.

## Summary of parameters

Table 3.4 presents a summary of the parameters at different operating conditions that will be frequently used. Also, Table 3.5 presents a summary of the model parameter values that are insensitive to operating conditions.

Table 3.4: Model parameters at different conditions

| Parameters | Conditions |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $200 \mathrm{~V}, 5 \mathrm{~A}$ | $200 \mathrm{~V}, 10 \mathrm{~A}$ | $400 \mathrm{~V}, 5 \mathrm{~A}$ | $400 \mathrm{~V}, 10 \mathrm{~A}$ |
| $g_{m-S i}$ | $7.1 \mathrm{~A} / \mathrm{V}$ | $10 \mathrm{~A} / \mathrm{V}$ | $7.1 \mathrm{~A} / \mathrm{V}$ | $10 \mathrm{~A} / \mathrm{V}$ |
| $g_{m-G a N}$ | $2.8 \mathrm{~A} / \mathrm{V}$ | $3.9 \mathrm{~A} / \mathrm{V}$ | $2.8 \mathrm{~A} / \mathrm{V}$ | $3.9 \mathrm{~A} / \mathrm{V}$ |
| $C_{G D-G a N}$ | 76.4 pF | 76.4 pF | 48.3 pF | 48.3 pF |
| $C_{D}$ | 73.1 pF | 73.1 pF | 56.7 pF | 56.7 pF |

Table 3.5: Constant model parameters

| Parameter | Value |
| :---: | :---: |
| $V_{T H-S i}$ | 2.25 V |
| $C_{G S-S i}$ | 685.5 pF |
| $C_{G D-S i}\left(v_{D S-S i}=22 \mathrm{~V}\right)$ | 89.5 pF |
| $C_{D S-S i}\left(v_{D S-S i}=22 \mathrm{~V}\right)$ | 115.9 pF |
| $V_{T H-G a N}$ | -22 V |
| $C_{G S-G a N}$ | 85.8 pF |
| $C_{D S-G a N}\left(v_{D S-G a N}=400 \mathrm{~V}\right)$ | 25 pF |

### 3.6.2 Model waveforms

The model waveforms are compared against practical measurements. Figure 3.19 shows the waveforms generated by the simple model and experimental
measurements at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=10 \Omega$. The model parameters were obtained from Table 3.4 and Table 3.5 and Chapter 4 describes the practical system and measurement methods in detail.


Figure 3.19: Simple model and practical measurements' waveforms at $V_{i}=400 \mathrm{~V}$, $I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=10 \Omega$

Overshoots, undershoots and parasitic oscillations are observed in the experimental measurements. In contrast, we observe signals without oscillations in the model waveforms where the stray inductance was neglected.

Good agreement is observed in the $i_{\text {cascode }}$ and $v_{D S \text {-cascode }}$ waveforms but this is not the case for the $v_{G S-S i}$ waveforms where some time shift is observed. The main reason for
the gate-source voltage differences is that the practical measurement of $v_{G S-S i}$ includes the effects of the internal gate resistance ( $6 \Omega$ as reported in section 3.6.1) since the internal MOSFET gate node is inaccessible. Figure 3.20 illustrates the difference in the measurement point.


Figure 3.20: Gate-source voltage measurement points, model and experimental measurements

The cascode currents switch at a similar speed during $\mathrm{S}_{3 \text {-OFF. }}$. After that, the channel of the GaN HEMT is closed and the output capacitance of the cascode device is charged linearly as seen in the model $v_{D S \text {-cascode }}$ waveform during $\mathrm{S}_{4 \text {-OFF. }}$. The cascode current waveform looks constant because of the constant capacitance assumption whilst it decreases in the measurements since the freewheel diode capacitance increases and the cascode device output capacitance decreases as $v_{D S \text {-cascode }}$ rises transferring more $I_{L}$ current from the cascode device to the freewheel diode. Once $\mathrm{S}_{4 \text {-OFF }}$ ends, the model cascode current switches instantaneously to zero, since the stray inductance was neglected, and the cascode drain-source voltage reaches the operating voltage. On the other hand, the practical measurement shows how the stray inductance is discharged and generates a voltage overshoot in the $v_{D S \text {-cascode }}$ waveform due to a parasitic resonance with the capacitances.

Despite the differences in the turn-off cascode current waveforms, the switching times are very close, the fall time of the current (transition from $90 \%$ to $10 \%$ of the operating level) is 6.3 ns for the model and 7.1 ns for the measurement, the simple model predicted time is only $12 \%$ lower than the measurement. In addition, the
model and measured $v_{D S \text {-cascode }}$ waveforms are almost identical; the rise time (transition from $10 \%$ to $90 \%$ of the operating level) predicted from the model is 5.2 ns whilst it is 5.4 ns in the practical measurements, less than $4 \%$ variation. The model succeeded to show the main features of the waveforms and to accurately predict the switching speeds of the cascode currents and drain-source voltages during turn-off.

Figure 3.21 shows a comparison of the instantaneous power during turn-off ( $p_{o f f}$ ) and turn-on ( $p_{o n}$ ) between the simple model and the measured waveforms calculated by multiplying the $i_{\text {cascode }}$ and $v_{D S \text {-cascode }}$ waveforms. Very close agreement is observed during $\mathrm{S}_{2 \text {-OFF }}$ and $\mathrm{S}_{3 \text {-OFF }}$ because of the similarity of the waveforms during these stages. The model shows slightly higher dissipation during $\mathrm{S}_{4 \text {-OFF }}$ because of the constant capacitance assumption. After stage four, the practical measurement instantaneous power reflects the power released by the stray inductance. The turn-off energy predicted by the model is expected to be slightly lower than the measured one because of this additional energy and the longer transients caused by the stray inductance.


Figure 3.21: Instantaneous power during turn-off and turn-on switching transients, simple model vs. experimental measurements at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and

$$
R_{G}=10 \Omega
$$

The cascode current turn-on transients show very close agreement during $\mathrm{S}_{3 \text {-ON }}$. The rise time predicted by the simple model is 1.8 ns whilst it is 2 ns for the experimental measurements, the simple model predicted rise time is $10 \%$ quicker than the measured one. The difference is attributed to the stray inductance and model
assumptions. The cascode voltage waveforms differ mainly because of the voltage drop generated by the power loop stray inductance when it is being charged by the switching cascode current in the practical measurements. The model cascode drain-source voltage remains constant during $\mathrm{S}_{3 \text {-ON }}$ and then starts to drop once $\mathrm{S}_{4 \text {-ON }}$ starts. The voltage drop also explains the difference in cascode voltage fall times. Once the cascode current reaches its maximum value in the experimental measurements, the effects of the stray inductance are less evident and the cascode drain-source voltage speeds are similar between the model and the measurements. Higher turn-on power dissipation is observed during $\mathrm{S}_{3 \text {-ON }}$ in the simple model than in the measurements as shown in Figure 3.21 and it is another consequence of the voltage drop in the experimental waveforms.

The freewheel diode reverse capacitive charge adds to the operating current and generates an overshoot in the cascode current waveforms as $v_{D S \text {-cascode }}$ switches to zero. Because of this additional current plus the discharge of the cascode output capacitance, the current switching speed decreases and remains constant until $v_{D S \text {-cascode }}$ is zero and then switches instantaneously to the operating current in the model. The step change is explained by the omission of the stray inductance. On the other hand, the measurements show a sinusoidal current overshoot due to the resonant interaction between the stray inductance and capacitances. The maximum amplitude of the overshoots is close, 21.1A and 18.9 A for experimental measurement and the model respectively, the simple model prediction is less than $11 \%$ smaller when compared against measurements.

Although there are differences in the turn-on waveforms attributed to the stray inductance, the model shows the main features of the cascode turn-on switching transient and the instantaneous power waveforms are fairly close and have similar shapes as shown in Figure 3.21. Lower losses would be expected in the simple model predictions than in experimental measurements when very high cascode current switching speeds are achieved or the layout is not optimised, increasing the circuit stray inductance and its effects.

Both the model and the measurements show that the turn-on power dissipation is significantly higher during the turn-on switching transient than during the turn-off
switching transient. High voltage and high current conditions during switching and the charge added by the freewheel diode during turn-on explain the difference.

The simple model was used to predict the switching losses of the practical waveforms by integrating the instantaneous power plots of Figure 3.21. The calculations of the model indicate that the turn-off switching energy loss is $7.8 \mu \mathrm{~J}$ and the turn-on total loss is $21.8 \mu \mathrm{~J}$ resulting in a total switching loss of $29.6 \mu \mathrm{~J}$. Similarly, the instantaneous power waveforms of the measurements are integrated during the switching intervals obtaining a turn-off switching loss of $9.7 \mu \mathrm{~J}$ and a turn-on switching loss of $20.4 \mu \mathrm{~J}$ and the total energy power loss is $30.1 \mu \mathrm{~J}$. The simple model losses were only $2 \%$ lower when compared against the practical measurements. The higher losses of the turn-on process partially compensated the lower losses observed during turn-off in the model predictions. The difference can be attributed to the stray inductance of the real circuit and the assumption of constant capacitance and transconductance values.

The simple model waveforms present many of the characteristics of the practical measurements and allow accurate energy loss calculations although simplifying assumptions were used. Further validation of the accuracy of the model predicting energy losses at different conditions is presented in Chapter 4.

### 3.6.3 Influence of driving parameters and operating conditions.

## Gate resistor

The model was used to assess the effect of the gate resistor on the cascode waveforms. Figure 3.22 shows a comparison of the model switching waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=1 \Omega$ and $15 \Omega$ during turn-off.

The waveforms show that the entire turn-off process duration is increased from 14.5 ns at $R_{G}=1 \Omega$ to 37.8 ns at $R_{G}=15 \Omega$. However, the duration of $\mathrm{S}_{3 \text {-OFF }}$ plus $\mathrm{S}_{4 \text {-OFF }}$ (when most of $i_{\text {cascode }}$ and $v_{D S \text {-cascode }}$ changes take place) increases only 2 ns from 5.8 ns at $R_{G}=1 \Omega$ to 7.8 ns at $R_{G}=15 \Omega$.


Figure 3.22: Model turn-off waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ : a)

$$
R_{G}=1 \Omega \text { and b) } R_{G}=15 \Omega
$$

Although $R_{G}$ doesn't influence the duration of the sum of $\mathrm{S}_{3 \text {-OFF }}$ and $\mathrm{S}_{4 \text { - OFF }}$ significantly, it does affect the individual stage lengths. $\mathrm{S}_{3 \text {-OFF }}$ is very short with the small $R_{G}$ and increases with $R_{G}$ whilst $\mathrm{S}_{4 \text {-OfF }}$ reduces with $R_{G}$. As a result the power loss in the GaN HEMT will be low with a small $R_{G}$ since $i_{D-G a N}$ falls whilst $v_{D S \text {-cascode }}$ is low and the HEMT loss increases with $R_{G}$.

The switching speed of the GaN HEMT channel current is very high due to the cascode mechanism where the GaN HEMT gate-source voltage is driven by the Si MOSFET at a relatively constant current as reflected by relatively linear drain-source waveforms. The gate resistor influences the switching speed of the GaN HEMT current by slowing $v_{D S-S i}$ but it has lower influence on the charging speed of $v_{D S-G a N}$, which is mainly determined by the constant cascode current during $\mathrm{S}_{4-\mathrm{OFF}}$.

The predicted cascode current fall time and drain-source voltage rise time are shown and compared against experimental measurements (obtained from Figure 4.13 in the next Chapter) in Table 3.6.

Table 3.6: Model and experimental measurements' turn-off switching times at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=1 \Omega$ and $R_{G}=15 \Omega$

| Gate <br> resistor | Cascode current fall <br> time (ns) |  | Drain-source voltage <br> rise time (ns) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Model | Measurement | Model | Measurement |
| $R_{G}=1 \Omega$ | 5.5 | 7.1 | 4.4 | 4.9 |
| $R_{G}=15 \Omega$ | 6.7 | 7.3 | 5.7 | 5.7 |

Very close agreement between the model and the experimental measurements is observed at $R_{G}=15 \Omega$, the drain-source voltage rise time is identical while the cascode current fall time is $9.2 \%$ smaller in the model than in the measurements. The difference is bigger at $R_{G}=1 \Omega$, where the current transient predicted by the model is $22.6 \%$ quicker than measured. The difference is attributed to the higher influence of the stray inductance at higher switching speed (when $R_{G}=1 \Omega$ ) and the simplifying assumptions of the model.

Both, the model and the experimental measurement show a small rise in the switching times as $R_{G}$ is increased from $1 \Omega$ to $15 \Omega$. As noted earlier in this section
the charging of the cascode output capacitance is the main process influencing the switching times and power losses during turn-off.

From Figure 3.22 we can observe that a longer $i_{\text {cascode }}$ plateau appears during $\mathrm{S}_{4 \text {-OFF }}$ at $R_{G}=1 \Omega$ than when $R_{G}=15 \Omega$. The presence of an $i_{\text {cascode }}$ plateau suggests a rapid GaN HEMT channel current transition and lower power dissipation during turn-off. The plateau presence with low gate resistor is confirmed by practical measurements as shown in Figure 3.23. The plateau level is the result of the current sharing between the freewheel diode and the cascode device whilst the cascode drain-source voltage is switching. The level in the measurements is 5.5 A whilst it is 5.6 A in the model as shown in Figure 3.22.


Figure 3.23: DPT experimental waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=1 \Omega$, single Transphorm device along with a SiC diode

Figure 3.24 shows a comparison of the model turn-on waveforms at $R_{G}=1 \Omega$ and $R_{G}=15 \Omega$ at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}$ and $V_{D D}=10 \mathrm{~V}$. The waveforms show that the switching speed of the Si MOSFET gate-source voltage increases with a low gate resistor which in turn increases the switching speed of the other waveforms. Higher Si MOSFET gate-source switching speed opens the Si MOSFET channel quicker which in turn allows a quicker discharge of the output capacitance of the Si MOSFET. Then, the GaN HEMT gate-source voltage (which is in parallel with the Si MOSFET output capacitance) switches quicker, opening the channel of the GAN

HEMT faster and discharging the output capacitance of the GaN HEMT in a short time. Since the switching transients become extended with larger $R_{G}$, higher turn-on switching losses are expected.


Figure 3.24: Model turn-on waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ : a)

$$
R_{G}=1 \Omega \text { and b) } R_{G}=15 \Omega
$$

The waveforms show higher current in the channels of the Si MOSFET and GaN HEMT than in the overall cascode current, which is due to the internal discharge of the output capacitance of the devices through their channels.

As discussed in section 3.6.2, the experimental cascode drain-source voltage fall time differs significantly from the predicted value because of stray inductance. The cascode current rise time predicted by the model is $50 \%$ quicker than the experimental measurement, 0.7 ns predicted against 1.4 ns from measurements, as seen in Figure 4.13 in Chapter 4, the effect of the stray inductance at high switching speed conditions is the cause of this difference. When $R_{G}=15 \Omega$ the model predicts a cascode current rise time of 2.3 ns whilst the measurement is $2.8 \mathrm{~ns}, 18 \%$ quicker. As the transitions are slower, better agreement is obtained between the model predictions and the experimental measurements.

## Driver voltage

The waveforms of $\mathrm{S}_{2 \text {-OfF }}, \mathrm{S}_{3 \text {-off }}$ and $\mathrm{S}_{4 \text {-OfF }}$ are not sensitive to changes in the driver voltage. The initial conditions of $S_{2 \text {-OfF }}$ are the same independent of the driver voltage and the same is true for the subsequent switching stages. The driver voltage only affects the duration of the $\mathrm{S}_{1-\mathrm{OFF}}$ stage as stated in equation (3.5), that is, it only affects the turn-off delay.

Figure 3.25 compares sample turn-on waveforms at different driver voltage, 6 V and 10 V , at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}$ and $R_{G}=15 \Omega$. The effect of a high driver voltage is similar to that of a low gate resistor. With higher driver voltage, the switching stages are shorter resulting in higher switching speed for both voltage and current waveforms. Therefore, lower turn-on switching losses are expected as the driver voltage is increased.

Whilst there are some errors in the predicted cascode drain-source voltage switching time because of stray inductance, the model accurately predicts the switching rise time of the cascode current. The model rise time at $V_{D D}=6 \mathrm{~V}$ is 5.2 ns and it is 2.3 ns at $V_{D D}=10 \mathrm{~V}$. The measured cascode current rise times are 6.2 ns at $V_{D D}=6 \mathrm{~V}$ and 2.9 ns at $V_{D D}=10 \mathrm{~V}$, the predicted current rise time is around $16 \%$ and $20 \%$ quicker.


Figure 3.25: Model turn-on waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, R_{G}=15 \Omega$ : a)
$V_{D D}=6 \mathrm{~V}$ and b) $V_{D D}=10 \mathrm{~V}$

### 3.7 Energy analysis

### 3.7.1 Measurable energy

The drain to source voltage of the cascode device and $i_{\text {cascode }}$ are usually the only measurable variables relating to the switching energy loss since the MOSFET drain is not normally accessible in a packaged cascode. Estimating, the energy losses by multiplying the total voltage and current then integrating will give slightly misleading results since the stored energy and dissipated energy will be included for the turn-off case. The dissipated energy can't be easily distinguished from the stored energy, and the measured turn-off loss will be overestimated. For example, Chapter 5 will introduce an electronic converter that uses zero voltage switching during turn-on to recover the energy stored during turn-off and the estimation of the turn-off energy loss will require distinguishing between stored and dissipated energies. In addition, the turn-on energy won't include the dissipation of the energy that is stored in the output capacitance of the cascode device. Therefore, the turn-on loss will be underestimated. However, the total switching energy $\left(E_{\text {off }}+E_{o n}\right)$ will be correct.

### 3.7.2 Energy losses distribution

The equations of the switching model in sections 3.3 and 3.4 can be used to calculate the energy losses and energy that is stored during any of the switching stages.

The equations were programmed in MATLAB and the parameters were based on Table 3.4 and Table 3.5 at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=10 \Omega$. Figure 3.26 presents the results. $E_{D-S i}$ and $E_{D-G a N}$ are the energies that are dissipated in the Si and GaN devices, whilst $E_{S-S i}$ and $E_{S-G a N}$ are the energies stored in the device capacitances.

Most of the turn-off energy is stored in the output capacitance of the GaN HEMT (72\%), whilst the Si MOSFET dissipates most of the total dissipated energy during turn-off ( $18 \%$ ). All the turn-on energy is dissipated in the channels of the transistors, mostly in the GaN HEMT. The turn-on energy is much larger than the turn-off energy ( 2.8 times). The reason for this is the overshoot in transistor current at turn-on and that the device voltages tend to be higher during the current switching process.


Figure 3.26: Turn-off and turn-on energy loss distribution for a Transphorm TPH3006LD. $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=10 \Omega$

Figure 3.27 presents the turn-off and turn-on energies per stage under the same sample conditions.


Figure 3.27: Turn-off and turn-on energy losses distribution per stage. $V_{i}=400 \mathrm{~V}$, $I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=10 \Omega$.

The $\mathrm{S}_{2 \text {-OFF }}$ energy is totally related to the Si MOSFET, most of it is dissipated. The $\mathrm{S}_{3 \text {-OFF }}$ energy reflects the dissipation in both channels and some storage. The $\mathrm{S}_{4 \text {-OFF }}$ energy is largely stored in the capacitance of the GaN HEMT.

The low energy loss during turn-off makes the cascode device very attractive for soft-switching topologies where the turn-on loss is almost eliminated by the natural operation of the circuit.

### 3.8 Summary

This Chapter presented the development of a simple model of the switching transients for a cascode device under inductive load conditions. The model divides the switching transients into four different stages. The parasitic capacitances and the transconductances of both devices are considered as constant. The stray inductances are neglected.

Each stage is described in detail. Laplace and time domain expressions were derived for the main parameters of the circuit. These equations can be easily programmed in mathematical software to generate plots and energy loss calculations.

The model is validated using a Transphorm GaN cascode device rated at $600 \mathrm{~V}, 17 \mathrm{~A}$ (at $T_{j}=25^{\circ} \mathrm{C}$ ) and $R_{D S-O N}=0.15 \Omega$ (typical at $T_{j}=25^{\circ} \mathrm{C}$ ). The selection of the model parameters is described. The model is compared against practical measurements, the model allowed accurate predictions of the current and drain-source voltage switching times. Greater differences between the model and experimental measurements were observed at higher switching speeds where the stray inductance becomes more dominant. The main features of the cascode waveforms are shown by the model. The predicted instantaneous power plots of the switching transients are similar to the measurements, allowing accurate predictions of the switching losses.

The model provides an accurate and simple alternative to more complex models for predicting switching times and switching energy losses. Complex models allow very accurate prediction of the switching waveforms and energy losses, such as [108], but adding complexity and increasing the computing time since numerical methods are required to solve the equations. In addition, the parasitic inductance elements are hard to be accurately predicted requiring significant effort.

The effects of the driving parameters are analysed showing that the value of the gate resistor has a relatively small effect on the turn-off process, but a larger effect at turn-on. A higher driver voltage also increases the turn-on switching speed.

The model is used to generate some sample results to analyse the energy distribution within the cascode configuration and between switching stages. The study concluded that most of the energy is dissipated in the GaN HEMT channel during turn-on and the most of the turn-off energy is stored in the output capacitance of the cascode devices.

# Chapter 4: Practical testing of device switching performance 

### 4.1 Introduction

This Chapter describes the practical testing of the switching characteristics of GaN cascode devices. The results provide insight into the detailed switching behaviour of the devices, the achievable switching speeds and the influence of circuit layout and driver parameters.

The Chapter starts with the description of the double-pulse test circuit that was used to measure the switching characteristics. After that, the Transphorm devices' measurements are presented in two configurations: a single device along with a SiC diode and two devices in an inverter leg configuration. The practical measurements are used to verify the accuracy of the model developed in Chapter 3 to predict switching energy losses. The body diode of the cascode arrangement is characterised and compared against a similarly rated SiC diode. The performance of the Transphorm devices is compared against a state-of-the-art super junction Si MOSFET.

### 4.2 Double pulse tester

### 4.2.1 Circuit description

A double pulse tester (DPT) is designed to measure the drain current and drain to source voltage of the device under test (DUT) during normal inductive turn-off and turn-on conditions over a range of voltages and currents. Figure 4.1 shows the DPT circuit. D is a freewheeling diode. The inductor L is used to establish the operating current and the current viewing resistor (CVR) is a non-inductive, co-axial current shunt used to measure the drain current of the DUT. The power supply is used to set the operating voltage $V_{i}$. The driver turns off/on the DUT by switching the gate between zero and $V_{D D}$.


Figure 4.1: Double pulse tester circuit
Figure 4.2 presents the main waveforms of the DPT circuit. Two pulses are applied to the gate of the DUT. The first pulse of duration $\mathrm{t}_{1}$ is used to establish a current $I_{L}$ in the inductor L; since the DUT is turned on, $v_{D S}(t)$ is low. The freewheeling diode is blocking the input voltage.


Figure 4.2: Double pulse tester waveforms
Once $I_{L}$ is set, $v_{G S}(t)$ switches to zero starting the turn-off process. This is the instant when the turn-off waveforms are generated and measured. The off state is
maintained for a duration $t_{2}$. The current in the DUT is zero during $t_{2}$ and the DUT is blocking the forward voltage $V_{i}$. The inductor current flows in the freewheeling diode. The reduction of $I_{L}$ during $\mathrm{t}_{2}$ can be neglected if $\mathrm{t}_{2}$ is relatively short. At the end of $\mathrm{t}_{2}, v_{G S}$ switches from zero to $V_{D D}$ and the DUT is turned-on again. This is the instant where the freewheel diode current commutates back to the transistor and the turn-on waveforms are generated and measured. The DUT stays on during $\mathrm{t}_{3}$ and is turned off at the end of this interval; $t_{3}$ is typically of similar duration to $t_{2}$.

Analysis of the captured $v_{G S}, v_{D S}$ and $i_{D}$ waveforms allows the detailed switching behaviour and parameters to be examined, including the reverse recovery and junction capacitance effects in the freewheel diode. The transistor switching losses $(E)$ are computed by integrating the instantaneous $v_{D S} * i_{D}$ product whilst the reverse recovery and junction charges $\left(Q_{r r}\right)$ of the freewheeling diode can be obtained by integrating the transistor current overshoot at the turn-on instant. Figure 4.3 illustrates these calculations at the turn-on instant.


Figure 4.3: Calculation of the switching power loss using $i_{D}(t)$ and $v_{D S}(t)$ waveforms and $Q_{r r}$ using $i_{D}(t)$ waveform

### 4.2.2 Devices selection

## Driver

A Fairchild FAN3122TMX single channel, 9A, high-speed, low-side gate driver [168] was chosen to drive the DUT. The device is packaged in a surface mount SMD SOIC-8 package. It provides high current pulses in a compact integrated circuit, allowing a compact gate drive layout with minimum parasitic impedance. A low inductance $1 \mu \mathrm{~F}$ or larger ceramic capacitor is recommended, [168], to bypass the power pins. An AVX 08051C104K4Z2A, 100nF, 100V, X7R and 0805 surface mount packaged ceramic capacitor and a Murata GRM21BR71H105KA12L, $1 \mu \mathrm{~F}$, $100 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}$ and 0805 SMD packaged ceramic capacitor were connected to each of the two power pins to meet this requirement. Two 0805 SMD packaged resistors were placed in parallel to form $R_{G}$.

## Inductor

Two different inductors were used to establish the test current. A lower current component of 1.5 mH with a saturation current of 9 A , and a higher current inductor of 0.5 mH with a saturation current of 23 A .

Both inductors were formed by connecting three separate inductors in series to reduce the overall parasitic capacitance. Each individual inductor was implemented using a Ferroxcube ETD593122 core made of 3C90 material. Figure 4.4 shows an image of one of the individual inductors.


Figure 4.4: DPT inductor

### 4.2.3 Layout

The circuit layout was designed to minimise the stray inductance by reducing the size of the switching loops. Two main switching loops were identified: the power loop and the gate loop. Figure 4.5 shows these loops.


Figure 4.5: DPT switching loops
Two different approaches were implemented in the double pulse tester boards. The first, a lateral arrangement is shown in Figure 4.6.


Figure 4.6: Power loops of double pulse tester board, Transphorm GaN cascode device along with a D2PAK SiC diode, lateral layout

The second approach is a vertical layout design where the power and gate loop devices are on both sides of the printed circuit board as shown in Figure 4.7.


Figure 4.7: Power loops of double pulse tester board, two GaN Systems devices in an inverter leg configuration, vertical layout

The boards' power and gate loops stray inductance was measured on bare boards using an Agilent 4284A LCR meter at 1 MHz and are shown in Table 4.1. The test frequency is commonly used to specify high frequency parameters by device manufacturers. The measured stray inductances are relatively constant from 1 MHz up to 10 MHz (less than $3 \%$ of variation) dropping up to $15 \%$ at 40 MHz with respect to measurements at 1 MHz . The loops were closed by short-circuiting the pads of the devices and the stray inductance was measured on the pads of the decoupling capacitors. The switching node to ground and switching node to $V_{i}$ capacitances were also measured and are reported in Table 4.1.

Table 4.1: Parasitic elements of double pulse tester boards

| Parasitic element | Lateral layout <br> board | Vertical <br> layout board |
| :---: | :---: | :---: |
| Power loop stray <br> inductance (nH) | 10 | 9 |
| Gate loop stray <br> inductance (nH) | 9 | 4 |
| Switching node to <br> ground capacitance (pF) | 5 | 5 |
| Switching node to $V_{i}$ <br> capacitance (pF) | 5 | 4 |

The power loop stray inductance of the vertical layout board is slightly lower than that of the lateral design. Although stray inductance reductions may be achieved by the vertical layout design, the length of the power loop path is longer limiting the improvement. The vertical approach and the further reduction of the distance between the driver and the gate of the cascode device resulted in a reduction of more than a half in the gate loop stray inductance. The measured parasitic capacitances were similar.

Table 4.2 presents the layout design approaches implemented in the fabricated double pulse tester boards.

Table 4.2: Layout design implementation on the fabricated double pulse tester boards

| DPT board | Power loop layout <br> approach | Gate loop <br> layout <br> approach |
| :---: | :---: | :---: |
| Transphorm cascode <br> transistor along with a SiC <br> diode | Lateral | Lateral |
| Two Transphorm GaN <br> cascode devices in an inverter <br> leg configuration + SiC diode | Lateral (for the <br> cascode device used <br> as freewheeling <br> element)/ vertical <br> (for the SiC diode) | Vertical |
| Super junction Si MOSFET <br> along with a SiC diode | Lateral | Lateral |
| GaN Systems cascode <br> transistor along with a SiC <br> diode | Vertical | Vertical |
| Two GaN Systems GaN <br> cascode devices in an inverter <br> leg configuration | Vertical | Vertical |

### 4.2.4 Instrumentation

## Equipment

The following equipment and probes were used:

1. Current shunt. A T\&M Research SDN-414-05, $50 \mathrm{~m} \Omega, 2 \mathrm{~W}$ current viewing resistor was used to measure the transistor drain current. It has low parasitic inductance and high bandwidth $(2 \mathrm{GHz})$. The coaxial connection to the oscilloscope was terminated with $50 \Omega$ to avoid reflection issues.
2. Oscilloscope. A Teledyne LeCroy Wave Runner WR610Zi oscilloscope was used for the measurements. The bandwidth of the instrument is 1 GHz .
3. Voltage probes. A Teledyne LeCroy $10: 1,400 \mathrm{~V}, 500 \mathrm{MHz}$, PP008 passive probe was used for the gate to source voltage measurements and an 100:1, $2 \mathrm{kV}, 400 \mathrm{MHz}$, PPE2KV passive probe for the drain to source measurement. The ground spring of the probes was used during the measurements to reduce the loop size and stray inductance of the probe.

## Skew

The different propagation delays of the voltage and current measurement transducers and cables can generate a skew or phase error in the oscilloscope waveforms resulting in inaccuracies in the power and energy loss calculations.

To estimate the magnitude of this effect, the propagation delay for the coaxial cables used in the measurements was estimated as shown in Table 4.3. The velocity factor $\left(v_{F}\right)$ was obtained using typical data for similar cables and the propagation delay $\left(t_{P D}\right)$ was calculated as:

$$
\begin{equation*}
t_{P D}=\frac{l}{c v_{F}} \tag{4.1}
\end{equation*}
$$

$l$ is the cable length and c the speed of light in free space.

The results in Table 4.3 indicate differential delays of several ns.
Table 4.3: Estimated propagation delays

| Probe | Section | Length <br> (m) | Velocity <br> factor | Propagation <br> delay (ns) |
| :---: | :---: | :---: | :---: | :---: |
| Current | Shunt | 0.041 | 0.69 | 2.9 |
|  | Coaxial cable <br> (RG58 C/U <br> MIL-C-17) | 0.5 | 0.66 |  |
| Voltage PP008 <br> (for $V_{G S}$ measurement) | All | 1.39 | 0.76 | 6.5 |
| Voltage PPE2kV <br> (for $V_{D S}$ measurement) | All | 2.16 | 0.76 | 9.5 |

By using the oscilloscope's built-in, fast-edge waveform generator as a calibration source the skew between the current shunt coaxial cable and the voltage probes was
measured. Sample waveforms for the skew compensation process of the current shunt coaxial cable and the PP008 voltage probe are shown in Figure 4.8. The test procedure is described in [169].


Figure 4.8: Propagation delay difference between current probe and PP008 voltage probes

Figure 4.8 shows that the voltage probe signal is delayed 3.4 ns with respect to the current probe coaxial cable, which is consistent with the estimated figure in Table 4.3. The propagation delay of the current measurement device itself was estimated to be of the order of 0.25 ns , therefore the skew between the signals is 3.15 ns. Similarly the skew between the PP008 voltage probe and the PPE 2 kV high voltage probe was found to be 3.0 ns .

The skew compensation of the probes was made with respect to the PP008 probe. Therefore, +3.15 ns (backward time shift) was set for the current probe and -3.0 ns (forward time shift) for the high voltage probe.

### 4.2.5 Physical implementation

The DPT was implemented in a two layer plated-through hole (PTH) FR4 board. A photograph of one of the DPT boards is shown in Figure 4.9, [107].


Figure 4.9: DPT board, [107]

### 4.3 Super-junction Si MOSFET waveforms

This section presents the results from two super-junction Si MOSFETs to serve as a basis for comparison for GaN devices.

The first is a ST MDmesh II STL24NM60N super-junction Si MOSFET rated at $600 \mathrm{~V}, 16 \mathrm{~A}, R_{D S-\text { on }}=0.2 \Omega$ (typical at $25^{\circ} \mathrm{C}$ ) in a PQFN 8 x 8 package and the second is a state-of-the-art Infineon C7 IPP65R125C7 super-junction Si MOSFET rated at $650 \mathrm{~V}, 18 \mathrm{~A}, R_{D S-O N}=0.111 \Omega$ (typical at $25^{\circ} \mathrm{C}$ ) and through hole packaged. The first MOSFET is a currently available part and has a similar rating to the Transphorm GaN cascode device. The Infineon part represents the best Si alternative similarly rated to the Transphorm device. Both MOSFETs were tested along with a Rohm SCS210AJ SiC diode. Figure 4.10 presents some sample waveforms of the turn-off and turn-on transients of the MDmesh Si MOSFET at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}$, $V_{D D}=10 \mathrm{~V}$ and $R_{G}=10 \Omega$ whilst Figure 4.11 presents the switching transitions of the C7 super-junction Si MOSFET at the same conditions.

The turn-off waveforms of the MDmesh II MOSFET exhibit very slow transients, the measured current fall time is $12.4 \mathrm{~ns}(-0.6 \mathrm{kA} / \mu \mathrm{s})$ and the voltage rise time is 15 ns ( $21.0 \mathrm{kV} / \mathrm{\mu s}$ ) whilst the C7 Si MOSFET presented significantly quicker transients showing a current fall time of $8 \mathrm{~ns}(-1.0 \mathrm{kA} / \mu \mathrm{s})$ and a voltage rise time of 6.4 ns $(50.0 \mathrm{kV} / \mu \mathrm{s})$. As a consequence, the C 7 Si MOSFET waveforms trigger more
parasitic oscillations. The plateau seen in the turn-off current waveforms is due to the current drawn by the freewheel diode output capacitance as it is discharged. The magnitude of the current drop during the drain-source voltage transition is proportional to the non-linear diode capacitance and the drain-source voltage switching speed. The current drop is more pronounced for the C7 MOSFET due to the much more rapid rate of rise of the drain-source voltage. The voltage overshoot in the turn-off voltage waveform reaches 468 V in the C 7 waveforms, 30 V higher to that in the MDmesh II MOSFET due to the higher switching speed.


Figure 4.10: Single MDmesh Si MOSFET along with a SiC diode switching waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=10 \Omega$

The MDmesh Si MOSFET waveforms are quicker during turn-on than those measured for the C7 Si MOSFET, the main difference is in the current rise time whilst the voltage fall time is very similar. The measured current rise time was 5.5 ns $(1.5 \mathrm{kA} / \mu \mathrm{s})$ for the MDmesh part and 8.1 ns for the C7 Si MOSFET ( $1.0 \mathrm{kA} / \mu \mathrm{s}$ ). The
voltage drop in the turn-on drain-source waveforms is generated by the total stray inductance of the power loop as discussed in 3.6.2. An estimation of the boards power loop stray inductance can be obtained by dividing the voltage drop by the rate of change of current. The power loop inductances are shown in Table 4.4.


Figure 4.11: Single C7 super-junction Si MOSFET along with a SiC diode switching waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=10 \Omega$

Table 4.4: Estimated power loop inductances

| Board | Power loop <br> inductance (nH) |
| :---: | :---: |
| MDmesh Si MOSFET+ SiC diode | 20.7 |
| C7 Si MOSFET + SiC diode | 24 |

The estimations in Table 4.4 are consistent with measured power loop stray inductance in Table 4.1 and Table 4.2, 10nH, considering that the current shunt has a stray inductance of 2 nH , the typical stray inductance is 2 nH for a PQFN package, 6 nH for a D2PAK package and at least 6 nH for a TO-220 package, [170]. Therefore, around 20 nH may be expected for the MDmesh Si MOSFET board power loop and around 24 nH for the C 7 board power loop as shown in Table 4.5.

Table 4.5: Si MOSFETs' double pulse tester board estimated power loop inductances

| Inductance | MDmesh Si MOSFET+ <br> SiC diode board | C7 Si MOSFET + <br> SiC diode board |
| :---: | :---: | :---: |
| PCB inductance <br> $(\mathrm{nH})$ | 10 | 10 |
| Diode inductance <br> $(\mathrm{nH})$ | 6 | 6 |
| Transistor <br> inductance (nH) | 2 | 6 |
| Current shunt <br> inductance (nH) | 2 | 2 |
| Total power loop <br> inductance (nH) | $\mathbf{2 0}$ | $\mathbf{2 4}$ |

The current overshoot at turn-on looks relatively smooth in both cases reaching 4A above the inductor current for the MDmesh II MOSFET and 3A for the C7 MOSFET. The difference is explained by the higher current switching speed observed in the MDmesh MOSFET during turn-on.

The devices were tested at different current and voltage operating conditions, the measured switching times and switching speeds are summarised in Table 4.6 and Table 4.7.

The highest measured turn-off current switching speed was $-1.3 \mathrm{kA} / \mu \mathrm{s}$ whilst it was $1.5 \mathrm{kA} / \mu \mathrm{s}$ for the turn-on current. The highest measured voltage switching speed was $50 \mathrm{kV} / \mu \mathrm{s}$ and was observed at 400 V and 10 A for the turn-off voltage transient of the C7 Si MOSFET. The highest voltage speed of the MDmesh part was $41.6 \mathrm{kV} / \mu \mathrm{s}$ and was measured at 400 V and 5 A during the turn-on voltage transient.

Table 4.6: Si MOSFETs' switching times at $V_{D D}=10 \mathrm{~V}$ and $R_{G}=10 \Omega$ over different operating conditions

| Test conditions | DPT board | Turn-off |  | Turn-on |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Current fall time (ns) | Voltage rise time (ns) | Current rise time (ns) | Voltage fall time (ns) |
| $200 \mathrm{~V}, 5 \mathrm{~A}$ | MDmesh II + SiC diode | 8.2 | 13.4 | 3.1 | 6.1 |
|  | $\mathrm{C} 7+\mathrm{SiC}$ diode | 9.7 | 12.3 | 2.9 | 6.9 |
| $\begin{gathered} 200 \mathrm{~V} \\ 10 \mathrm{~A} \end{gathered}$ | MDmesh II + SiC diode | 18.4 | 14.6 | 5.4 | 7.8 |
|  | C7 + SiC diode | 6.1 | 6.5 | 8.8 | 7.3 |
| $400 \mathrm{~V}, 5 \mathrm{~A}$ | MDmesh II + SiC diode board | 12.3 | 15.8 | 3.2 | 7.7 |
|  | C7 + SiC diode | 12.5 | 13.4 | 3.4 | 8.2 |
| $\begin{gathered} 400 \mathrm{~V}, \\ 10 \mathrm{~A} \end{gathered}$ | MDmesh II + SiC diode board | 12.4 | 15.0 | 5.5 | 9.2 |
|  | C7 + SiC diode | 8.0 | 6.4 | 8.1 | 9.2 |

Table 4.7: Si MOSFETs' switching times at $V_{D D}=10 \mathrm{~V}$ and $R_{G}=10 \Omega$ over different operating conditions

| Test conditions | DPT board | Turn-off |  | Turn-on |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Current switching speed ( $\mathrm{kA} / \mu \mathrm{s}$ ) | Voltage switching speed ( $\mathrm{kV} / \mu \mathrm{s}$ ) | Current switching speed ( $\mathrm{kA} / \mu \mathrm{s}$ ) | Voltage switching speed ( $\mathrm{kV} / \mu \mathrm{s}$ ) |
| $200 \mathrm{~V}, 5 \mathrm{~A}$ | MDmesh II + SiC diode | -0.5 | 11.9 | 1.3 | -26.2 |
|  | C7 + SiC diode | -0.4 | 13.0 | 1.4 | -23.1 |
| 200V, 10A | MDmesh II + SiC diode | -0.4 | 11.0 | 1.5 | -20.5 |
|  | C7 + SiC diode | -1.3 | 24.6 | 0.9 | -21.9 |
| $400 \mathrm{~V}, 5 \mathrm{~A}$ | MDmesh II + SiC diode board | -0.3 | 20.3 | 1.3 | -41.6 |
|  | C7 + SiC diode | -0.3 | 23.9 | 1.2 | -39.0 |
| $400 \mathrm{~V}, 10 \mathrm{~A}$ | MDmesh II + SiC diode board | -0.6 | 21.0 | 1.5 | -35.0 |
|  | C7 + SiC diode | -1.0 | 50.0 | 1.0 | -35.0 |

### 4.4 Evaluation of Transphorm GaN transistors

Two different GaN cascode transistor samples were obtained for evaluation. The first devices were provided by Transphorm, and are TPH3006LD, in a PQFN 8x8 SMD package rated at $600 \mathrm{~V}, 17 \mathrm{~A}$ and $0.15 \Omega$ at $25^{\circ} \mathrm{C}$.

### 4.4.1 Single device along with a SiC diode

Figure 4.12 shows some sample waveforms for the Transphorm device with a Rohm SCS210AJ SiC diode.


Figure 4.12: Single Transphorm device along with a SiC diode switching waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=6 \mathrm{~V}$ and $R_{G}=10 \Omega$

At turn-off the transition time of the drain current is 6.6 ns and 5.2 ns for the drain to source voltage; the switching speeds are $-1.2 \mathrm{kA} / \mu \mathrm{s}$ and $69.6 \mathrm{kV} / \mu \mathrm{s}$ respectively. The measured switching speeds are $20 \%$ and $39 \%$ higher respectively that in the C 7 Si MOSFET in Table 4.7 of section 4.3. High frequency oscillations are observed in the waveforms as a result of the resonance between the stray inductance and the parasitic capacitance of the GaN switch. The current and voltage waveforms are switching
simultaneously resulting in smaller losses in comparison with a more traditional waveform where the current switches under high voltage conditions and the voltage switches under high current conditions. The voltage overshoot reaches $480 \mathrm{~V}, 12 \mathrm{~V}$ higher than what was reported in section 4.3 for the C7 Si MOSFET. The higher switching speed of the GaN device explains the difference.

The turn-on switching time is 4.1 ns for the current and 4.0 ns for the voltage; the switching speed is $1.9 \mathrm{kA} / \mu \mathrm{s}$ for the current and $-90.7 \mathrm{kV} / \mu \mathrm{s}$ for the voltage. The measured current switching speed is $27 \%$ higher and the voltage switching speed is 2.6 times higher than measured for the quicker Si MOSFET under similar conditions reported in Table 4.7 of section 4.3. The superior switching speed of the GaN cascode device will result in reduced switching losses. The voltage drop can be used to estimate the power loop stray inductance as detail in section 4.3, resulting in a value of 21.1 nH , very close to the value for the MDmesh Si MOSFET, Table 4.4, which is expected as the boards are virtually identical.

At turn-on, the current overshoot over the steady state value is $4.8 \mathrm{~A}, 20 \%$ higher than was measured for the MDmesh II Si MOSFET in section 4.3. The higher switching speed of the GaN explains the difference.

The turn-on switching process of the GaN device looks similar to that in a single device (as in the Si MOSFET) where the current switches under high voltage conditions and the voltage switches under high current conditions. Any reduction in turn-on energy loss in the GaN device would be related to its more rapid switching speed.

Different driver voltage and gate resistors values were tested to evaluate their effect on the switching time of the main waveforms. Figure 4.13 shows the switching times with different gate resistor values for a 400 V and 10 A condition.

The plot shows that no switching time measurement was above 11 ns , even at the higher gate resistor value of $30 \Omega$.

The current fall time during turn-off remains relatively constant up to $R_{G}=18 \Omega$. After that, it starts to increase. The drain to source voltage rise time is relatively constant up to $R_{G}=5 \Omega$ when it starts to increase; its increase is less than $10 \%$ at $10 \Omega$. The data confirms the small effect of the gate resistance on the turn-off process
as predicted by the simple model in section 3.6.3. The output capacitance of the cascode device is mainly charged during $\mathrm{S}_{4 \text {-OFF }}$ and its charge is insensitive to the driving parameters of the Si MOSFET. As $R_{G}$ increases, $\mathrm{S}_{3 \text {-OFF }}$ duration is longer and most of the output capacitance is charged during this stage where $R_{G}$ controls the current flow of the channels. The measurements suggest that this effects starts to be significant when $R_{G}>15 \Omega$.


Figure 4.13: Cascode transistor switching times vs. $R_{G}-V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}$, $V_{D D}=10 \mathrm{~V}$

The turn-on switching transients are more affected by the gate resistor. The tendency is that the switching times increase as the gate resistor increases. The variation of the switching times is less than $15 \%$ up to $R_{G}=5 \Omega$ for both the voltage fall time and the current rise time. The overall change over the entire range is 3.1 ns for the current rise time ( 3.1 times at $30 \Omega$ with respect to $0 \Omega$ ) and 5.5 ns for the voltage fall time ( 2 times at $30 \Omega$ with respect to $0 \Omega$ ). Again the experimental measurements verify the predictions of the simple model.

Figure 4.14 shows the switching times for different driver voltages at 400 V and 10 A . The reported voltage fall time is not the transition from the $90 \%$ to the $10 \%$ of the operating voltage in this case because of the effect of the voltage drop in $V_{D S}$ waveform, therefore the voltage fall time is measured from the operating voltage to zero.


Figure 4.14: Cascode transistor switching times vs. $V_{D D}-V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}$,

$$
R_{G}=15 \Omega
$$

The results show that the turn-off switching times are not sensitive to variations in the driver voltage as predicted by the simple model since only $\mathrm{S}_{1-\mathrm{OFF}}$ is affected by the change in $V_{D D}$ as discussed in section 3.6.3. The variation is less than $3 \%$ for the current fall time and less than $4 \%$ for the voltage rise time.

On the other hand, the turn-on switching times are significantly affected by changes in the driver voltage as predicted by the simple model. As $V_{D D}$ increases, the switching times decrease because of the higher gate current induced by the higher driver voltage. The greatest change is observed when the gate voltage changes from 6 V to 7 V . The current rise time continues to decrease over the full $V_{D D}$ range, but more gradually for $V_{D D}$ above 8 V .

At high switching speeds the parasitic oscillations in the waveforms become more pronounced as illustrated in Figure 4.15, which shows the turn-on waveforms with $R_{G}=2 \Omega$ at $400 \mathrm{~V}, 10 \mathrm{~A}$ conditions.

The oscillations in the gate voltage are a particular concern and could result in the transistor turning on and off, potentially increasing the switching losses. In addition, the gate of the transistor can be damaged if the amplitude of the oscillations exceeds the absolute maximum rating, 18 V for this Transphorm part. The oscillations in the drain current and drain to source voltage may result in an increased switching loss.

In a practical application a balance must be made between achieving very high switching speeds and restricting the amplitude of the parasitic oscillations.


Figure 4.15: Single Transphorm device along with a SiC diode switching waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=10 \mathrm{~V}$ and $R_{G}=2 \Omega$

## Switching energy losses

The turn-off switching energy loss ( $E_{\text {OFF }}$ ), turn-on switching energy loss $\left(E_{O N}\right)$ and total switching energy loss $\left(E_{T}=E_{\text {OFF }}+E_{O N}\right)$ in the Transphorm devices when operating with the SCS210AJ SiC diode were calculated from the measured voltage and current waveforms over a range of operating and driving conditions. Figure 4.16 presents the results.

The plots clearly show that the turn-off loss is insensitive to the driver voltage $V_{D D}$ and the gate resistor $R_{G}$. It is also only slightly sensitive to the change in the operating current $I_{L}$ but much more sensitive to the operating voltage $V_{i}$. As discussed in section 3.7.2, the turn-off loss mainly consists of the energy stored in the output capacitance of the transistor, which is only dependent on the operating voltage. The lack of control of the switching behaviour through the driver voltage and the gate resistor results in the small variation of the turn-off loss with operating current. The turn-on loss tends to be significantly higher than the turn-off loss and its sensitivity to the different parameters is much higher. The turn-on energy loss can be controlled by the driver voltage and the gate resistor because of the relation of the switching transients' duration with the gate current as predicted by the simple model in section 3.6.3.


Figure 4.16: Transphorm transistor switching losses using SCS210AJ SiC diode against: a) $V_{i}$ with $I_{L}=10 \mathrm{~A}, R_{G}=10 \Omega$ and $V_{D D}=6 \mathrm{~V}$, b) $I_{L}$ with $V_{i}=400 \mathrm{~V}, R_{G}=10 \Omega$ and $\left.V_{D D}=6 \mathrm{~V}, \mathrm{c}\right) V_{D D}$ with $V_{i}=400 \mathrm{~V}, I_{L}=5 \mathrm{~A}$ and $R_{G}=10 \Omega$, d) $R_{G}$ with $V_{i}=400 \mathrm{~V}$,

$$
I_{L}=5 \mathrm{~A} \text { and } V_{D D}=6 \mathrm{~V}
$$

The accuracy of the simple model in predicting the total switching energy losses was verified at different sample conditions using the corresponding parameters according to Table 3.4 and Table 3.5. Figure 4.17 presents the results.


Figure 4.17: Total energy losses, GaN cascode transistor using a SiC diode. Model vs. practical measurements at different operating conditions. $V_{D D}=6 \mathrm{~V}$ and $R_{G}=10 \Omega$ Very good agreement is observed at 200 V and the predicted values were only $12.7 \%$ lower than the measured ones at 400 V and 10 A . The differences are attributed to the model assumptions of constant capacitances and transconductance and the omission
of the stray inductance. Nevertheless, the model delivers accurate predictions of the total switching energy losses.

### 4.4.2 Body diode

The cascode transistor body diode is an important part of the arrangement because it provides a reverse conduction path when the channel of the Si MOSFET is closed. The $Q_{r r}$ of a typical high voltage Si MOSFET body diode is very high, usually in the order of $\mu \mathrm{C}$. The body diode of the low voltage Si MOSFET of the cascode arrangement provides a high quality body diode with low $Q_{r r}$ in the order of just a few tents of nano-coulombs. Using the body diode as the freewheeling path in a circuit application represents an alternative to the addition of an external anti-parallel SiC diode, which is common practice in some Si applications.

Its conduction and switching characteristics are evaluated to assess its performance.

## I-V curve

The I-V curve for the body diode of a Transphorm cascode device is plotted in Figure 4.18 along with the characteristics of the SiC diode. The body diode of the Transphorm device has lower forward voltage at lower forward currents than the SiC diode whilst the SiC diode has lower forward voltage at higher forward currents. The slope of the curves suggests that the body diode of the cascode transistor has higher resistance than the SiC diode. In addition, the difference between the forward voltages of the devices will increase as the forward current increases. Part of the measured forward voltage of the body diode of the cascode device is generated by the channel resistance of the GaN HEMT. Therefore, the SiC diode conduction losses are expected to be lower at high operating current (above 2.2 A ) when compared against the cascode body diode.


Figure 4.18 : I-V curves - Rohm SiC diode vs. Transphorm GaN cascode transistor body diode

## Reverse recovery charge

The next figures present the Transphorm GaN cascode transistor body diode $Q_{r r}$ measurements over different operating current (Figure 4.19), operating voltage (Figure 4.20) and current switching speed (Figure 4.21) using the DPT board with two GaN devices in an inverter leg configuration that is described in section 4.4.3. The turn-on current switching speed is controlled by changing the driver voltage at fixed $R_{G}=51 \Omega$.

The first plot shows that the operating current has only a small influence on $Q_{r r}$. The second plot indicates that the operating voltage has high influence on $Q_{r r}$, an increase of $47 \%$ is observed from $V_{i}=100 \mathrm{~V}$ to $V_{i}=480 \mathrm{~V}$, which is attributed to capacitive effects. Finally, the third plot shows that the current switching speed increases $Q_{r r}$. A variation of $26 \%$ is observed.

A SiC Schottky diode has no reverse recovery charge, only capacitive charge. The SiC diode used for the comparison in the previous section has $Q_{r r}=15 \mathrm{nC}$ at $V_{R}=400 \mathrm{~V}$ and $\mathrm{di} / \mathrm{dt}=350 \mathrm{~A} / \mu \mathrm{s}$ which is less than a third of the value of the cascode body diode that is specified in the cascode device datasheet.


Figure 4.19: Transphorm GaN cascode transistor body diode $Q_{r r}$ against operating current at $\mathrm{di} / \mathrm{dt}=1 \mathrm{kA} / \mu \mathrm{s}, V_{i}=400 \mathrm{~V}$


Figure 4.20: Transphorm GaN cascode transistor body diode $Q_{r r}$ against operating voltage at $\mathrm{di} / \mathrm{dt}=1.5 \mathrm{kA} / \mu \mathrm{s}, I_{L}=10 \mathrm{~A}$


Figure 4.21: Transphorm GaN cascode transistor body diode $Q_{r r}$ against di/dt at $V_{i}=480 \mathrm{~V}, I_{L}=10 \mathrm{~A}$

Whilst the SiC diode has far superior performance, the body diode of the cascode device is a significant improvement over the body diode of a single high- voltage Si MOSFET.

### 4.4.3 Two GaN cascode devices in an inverter leg configuration

The DPT was modified to accommodate a second GaN cascode device in the freewheeling diode position. The second GaN device gate and source pads were short-circuited to hold the device in the off-state. The freewheel path is then through the body diode of the Si MOSFET and the channel of the GaN HEMT. Figure 4.22 illustrates the new circuit.


Figure 4.22: Two GaN cascode devices in an inverter leg configuration DPT circuit The switching waveforms of this circuit are compared against the ones obtained with a single GaN cascode device and a SiC diode. Figure 4.23 and Figure 4.24 show the comparison at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=6 \mathrm{~V}$ and $R_{G}=10 \Omega$.

Table 4.8 compares the switching times of the waveforms in Figures 4.23 and 4.24 .
The turn-off switching times are longer for the case of two GaN devices in a leg. The difference in turn-off switching times can be explained by the higher output capacitance of the cascode device when compared with the SiC diode capacitance.


Figure 4.23: Turn-off waveforms, single GaN device along with a SiC and two GaN cascode devices in an inverter leg configuration at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=6 \mathrm{~V}$ and $R_{G}=10 \Omega$


Figure 4.24: Turn-on waveforms, single GaN device along with a SiC and two GaN cascode devices in an inverter leg configuration at $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}, V_{D D}=6 \mathrm{~V}$ and $R_{G}=10 \Omega$

Table 4.8: Switching times, GaN cascode device and SiC diode vs two GaN cascode devices in an inverter leg configuration

| Arrangement | Turn-off |  | Turn-on |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Current fall <br> time (ns) | Voltage rise <br> time (ns) | Current rise <br> time (ns) | Voltage fall <br> time (ns) |
| Single GaN <br> cascode device + <br> SiC diode | 6.6 | 5.2 | 4.1 | 7.1 |
| Two GaN cascode <br> devices in an <br> inverter leg <br> configuration | 8.1 | 6 | 4.1 | 5.1 |

The difference in capacitance between the cascode device and the SiC diode also explains why the current plateau predicted by the simple model at turn-off is at a slightly lower level in the case of the two GaN devices in a leg. Also, the voltage switches at slightly lower current levels during turn-off in the case of the two GaN devices in a leg potentially reducing the energy losses. However, the switching times are longer for the two GaN devices in a leg, potentially increasing the energy losses. Similar turn-off energy losses are expected in these configurations.

The turn-on waveforms show a very high current overshoot when two GaN cascode devices are used, as a result, higher diode induced switching loss will occur. The diode induced switching loss $\left(D_{I L}\right)$ can be estimated by the integrating the transistor current overshoot at turn-on as shown in Figure 4.3:

$$
\begin{equation*}
D_{I L}=\int_{t_{a}}^{t_{b}}\left(i_{D}(t)-I_{L}\right) v_{D S}(t) d t \tag{4.2}
\end{equation*}
$$

The diode induced switching loss was estimated to be $7.4 \mu \mathrm{~J}$ for the single GaN cascode device along with a SiC diode and $23.4 \mu \mathrm{~J}$ for the two GaN cascode devices for the waveforms in Figure 4.24. The arrangement of two GaN cascode devices results in 3.2 times higher diode induced loss. The diode induced switching loss represents $18.5 \%$ of the total turn-on loss for the GaN device and SiC diode whilst it represents a $37.9 \%$ of total turn-on loss for the two GaN devices. The complete energy loss data for the two GaN device arrangement is presented later in this section in Figure 4.25 whilst the information for the single device along with a SiC diode was presented in Figure 4.16 in section 4.4.1.

The current rise time is very similar in the two arrangements, but the voltage fall time is smaller with the two GaN cascode devices. The difference can be explained by the higher transient current when two GaN cascode devices are used allowing a more rapid discharge of the output capacitance of the switching device.

## Switching energy losses

The switching energy loss of the configuration was measured over the same driver and operating conditions as with the arrangement of a cascode device and a SiC diode. The data is presented in Figure 4.25. The tendencies are very similar to the
ones observed in the single cascode device and SiC diode combination but the turn-on and total losses are higher by around $50 \%$. The increase can be explained by the poor reverse recovery characteristics of the Si MOSFET body diode of the cascode device in comparison with the SiC diode. Even so, the increase in loss is not excessive and allows the possibility of using the two GaN cascode devices in an inverter leg configuration without the need of adding separate freewheeling diodes reducing the component count. This would not be possible with super junction Si MOSFETs because of their extremely poor reverse recovery characteristics, [109], and the charge added by their non-linear output capacitance.


Figure 4.25: Two Transphorm transistors in an inverter leg configuration switching energy losses over: a) $V_{i}$ with $I_{L}=10 \mathrm{~A}, R_{G}=10 \Omega$ and $V_{D D}=6 \mathrm{~V}$, b) $I_{L}$ with $V_{i}=400 \mathrm{~V}, R_{G}=10 \Omega$ and $V_{D D}=6 \mathrm{~V}$, c) $V_{D D}$ with $V_{i}=400 \mathrm{~V}, I_{L}=5 \mathrm{~A}$ and $R_{G}=10 \Omega$, d) $R_{G}$ with $V_{i}=400 \mathrm{~V}, I_{L}=5 \mathrm{~A}$ and $V_{D D}=6 \mathrm{~V}$

The turn-off loss is lower in this arrangement when compared against the single cascode device along with a SiC diode due to the comparatively higher capacitance of the cascode device with respect to the SiC diode.

The simple model can be used to predict the switching losses of this configuration by considering the diode capacitance, $C_{D}$, to have an equivalent value based on the reverse recovery charge value of the cascode transistor body diode. The capacitance is calculated using the following equation:

$$
\begin{equation*}
C_{D}=\frac{Q_{r r}}{V_{i}} \tag{4.3}
\end{equation*}
$$

The Transphorm device datasheet specifies a $Q_{r r}$ value at specific conditions of current, voltage and current switching speed. Figure 4.26 shows the simple model total switching energy $\left(E_{T}\right)$ predictions at different conditions using the datasheet $Q_{r r}$ value (in all the cases) against measurement values. The model used the parameters listed in Table 3.4 and Table 3.5 at the specific operating conditions. The specified cascode body diode $Q_{r r}$ is 54 nC from the datasheet, therefore the diode capacitance was assumed to be 135 pF for 200 V and 270 pF for 400 V .


Figure 4.26: Total switching energy losses, two GaN transistors in an inverter leg configuration. Simple model vs. practical measurements. $V_{D D}=6 \mathrm{~V}$ and $R_{G}=10 \Omega$ The predicted values are very close to the practical measurements at 200 V (less than $7 \%$ of variation) whist the predicted values are up to $20.7 \%$ smaller at 400 V . The use of a $Q_{r r}$ value different from the actual operating conditions, the omission of the stray inductance and the consideration of constant capacitances is thought to explain the differences.

Table 4.9 presents the measured reverse recovery charge values at different conditions and its equivalent diode capacitance calculated using (4.3). Closer predicted values are obtained using the model with the same parameters but using the equivalent capacitances of Table 4.9 as shown in Figure 4.27.

The predicted values are up to $10 \%$ smaller than the practical measurements at 400 V and much better agreement is obtained at 200 V .

Table 4.9: Measured $Q_{r r}$ values at different conditions and their equivalent diode capacitance at $V_{D D}=6 \mathrm{~V}$ and $R_{G}=10 \Omega$

| Conditions | $\boldsymbol{Q}_{r r}(\mathbf{n C})$ | $\boldsymbol{C}_{\boldsymbol{D}} \mathbf{( \mathbf { p F } )}$ |
| :---: | :---: | :---: |
| $5 \mathrm{~A}, 200 \mathrm{~V}$ | 58.4 | 292 |
| $10 \mathrm{~A}, 200 \mathrm{~V}$ | 66.1 | 330.5 |
| $5 \mathrm{~A}, 400 \mathrm{~V}$ | 67.6 | 169 |
| $10 \mathrm{~A}, 400 \mathrm{~V}$ | 76.4 | 191 |



Figure 4.27: Energy losses, two GaN transistors in an inverter leg configuration. Simple model vs. practical measurements using measured $Q_{r r}$ values to calculate $C_{D}$.

$$
V_{D D}=6 \mathrm{~V} \text { and } R_{G}=10 \Omega
$$

### 4.4.4 Energy losses comparison

The Transphorm device energy losses were measured under different operating conditions and compared against other device combinations to evaluate the feasibility of using GaN devices in an inverter leg configuration and to identify the most effective configuration. Different DPT boards were built to evaluate the following device arrangements:

1. Body diode suppression and separate $\mathbf{S i C}$ anti-parallel diode. The leg is formed by two GaN cascode devices with antiparallel SiC diodes and series Si Schottky diodes to block the cascode device body diode. The circuit is presented in Figure 4.28.


Figure 4.28: Body diode suppression and SiC freewheel diode
2. Two GaN cascode devices. This configuration uses only two devices and exploits the body diodes of the cascodes to provide the freewheel path as shown in Figure 4.29.


Figure 4.29: Two GaN cascode devices in an inverter leg configuration
3. Two GaN cascode devices + an antiparallel $\operatorname{SiC}$ diode. An antiparallel SiC diode is used, but without any diodes in series with the cascode to suppress the body diode conduction. Four devices are required for this combination, Figure 4.30.


Figure 4.30: Two GaN cascode devices in an inverter leg configuration +SiC diode
4. A MDmesh II super junction Si MOSFET + SiC diode. This combination is same as that in Figure 4.28 except that the GaN cascode devices are replaced by Si MOSFETs. The device used is a ST MDmesh II super junction Si MOSFET, $600 \mathrm{~V}, 16 \mathrm{~A}, R_{D S}=0.2 \Omega$ (typical at $25^{\circ} \mathrm{C}$ ) in a PQFN $8 x 8$ package. This currently available MOSFET has a similar rating to the cascode device and some waveforms were presented in section 4.3.


Figure 4.31: MDmesh II super junction Si MOSFET + SiC diode
5. A C7 super junction Si MOSFET + SiC diode. This combination is similar to that in Figure 4.31 but with the Si MOSFETs replaced by state-of-the-art C7 super junction Si MOSFETs. An Infineon IPP65R125C7 in through hole package was used; its rating being $650 \mathrm{~V}, 18 \mathrm{~A}, R_{D S-O N}=0.111 \Omega$ (typical at $25^{\circ} \mathrm{C}$ ). This combination presents the best solution that can be obtained using Si transistors and SiC diodes and will be used as a base to compare the performance of the GaN combinations. Sample waveforms were presented in section 4.3.

Figure 4.32, [107], presents the energy loss measurements of the five different device combinations under four different current and voltage operating conditions. Turn-off, turn-on and total losses are shown and compared. The driver voltage was 6 V for the GaN device combinations and 10 V for all the Si combinations; $R_{G}=10 \Omega$ for all the cases.

As expected, the total energy losses of the two GaN cascode devices in a leg are higher when compared against the single device along with a SiC diode arrangement, around $50 \%$ higher. The turn-off losses of the two GaN cascode devices in a leg are slightly lower than the ones in the single device along with a SiC diode because of the higher capacitance of the GaN cascode transistor with respect to the SiC diode. For example, the output capacitance of the cascode devices is around 63 pF at 200 V and the diode capacitance at the same level of reverse voltage is around 42 pF .

The addition of an antiparallel SiC diode to the cascode device results in an increase in the total switching loss at low current and in a reduction at high current conditions. The explanation of this is that the cascode device body diode conducts most of the current at low current conditions, whilst the SiC diode conducts most of the current at high current conditions. The device conducting most of the current will have a more significant effect on the turn-on switching losses. The lower forward voltage at higher operating currents of the SiC diode (as presented in Figure 4.18) allows it to conduct most of the current and by consequence to dominate the switching behaviour of the overall parallel combination.


Figure 4.32: Switching energy losses at different voltage and current levels, $V_{D D}=6 \mathrm{~V}(\mathrm{GaN})$ and $10 \mathrm{~V}(\mathrm{Si}) ; R_{G}=10 \Omega$, [107]

The total energy losses of the MDmesh II Si MOSFET along with a SiC diode combination are more than $46 \%$ higher at low current and up to $240 \%$ higher at high current when compared with the losses of the single cascode device +SiC diode. The single GaN device +SiC diode is superior over all the operating conditions when compared with the MDmesh II Si MOSFET combination. The MDmesh II Si MOSFET + SiC diode presents slightly lower losses than the two GaN cascode devices in a leg configuration at low operating current but has significantly higher losses at high operating current. Even when the turn-on loss of this Si device is lower than that of the state-of-the-art C7 Si SJ, its turn-off loss is significantly higher (up to 3.6 times higher) presenting overall higher losses than the state-of-the-art Si MOSFET.

The state-of-the-art C7 SJ Si MOSFET + SiC freewheel diode combination has up to two times higher losses than the single GaN cascode device +SiC freewheel diode arrangement. At high current and voltage conditions the energy loss is 1.7 times higher. The total energy losses of the state-of-the-art C7 SJ Si MOSFET + SiC freewheel diode combination is up to $36 \%$ higher when compared against the two GaN cascode devices in an inverter leg combination at high current conditions. The faster switching speed of the cascode device compensates for the higher body diode induced turn-on loss. In addition, the component count is reduced from six devices to only two cascode devices reducing the system cost and complexity. The practical testing demonstrates the viability of using only two GaN cascode devices in an inverter leg configuration resulting in lower losses and lower component count when compared against the best Si MOSFET solution.

### 4.5 GaN Systems cascode devices energy losses

GaN Systems samples were evaluated in addition to the ones provided by Transphorm. The parts were tested in two configurations: single device along with a SiC diode and two devices in an inverter leg configuration. The device breakdown voltage is similar to the Transphorm one but the GaN Systems device is rated at higher maximum drain current.

### 4.5.1 GaN Systems transistors

These transistors were similarly packaged (PQFN 8 x 8 ) and rated at $650 \mathrm{~V}, 30 \mathrm{~A}$ and $60 \mathrm{~m} \Omega$ typically at case temperature of $25^{\circ} \mathrm{C}$.

Two DPT boards were built to evaluate the energy losses of a GaN Systems cascode device along with a SiC diode and two GaN devices in an inverter leg configuration.

### 4.5.2 Single cascode device along with a SiC diode

The GaN Systems transistor was tested along with a Cree C3D06060G SiC diode, [171], in a DPT board. Sample waveforms are shown in Figure 4.33.


Figure 4.33: Single GaN Systems cascode device along with a SiC diode switching waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=20 \mathrm{~A}, V_{D D}=6 \mathrm{~V}$ and $R_{G}=5 \Omega$

The waveforms present very fast switching transitions mainly during turn-on. The switching speed of the current is $-4.4 \mathrm{kA} / \mu \mathrm{s}$ during turn-off whilst the voltage switching speed is $106.7 \mathrm{kV} / \mu \mathrm{s}$. The measured turn-on switching speed is $5.5 \mathrm{kA} / \mu \mathrm{s}$ for the current and $-121.6 \mathrm{kV} / \mu \mathrm{s}$ for the voltage transition. The current switching transitions are around three times more rapid than measured for the Transphorm device and the voltage transitions are at least $34 \%$ quicker. The high switching speed generates oscillations with the voltage overshoot reaching 610 V , close to the breakdown voltage of 650 V , during turn-off.

Figure 4.34 presents the energy losses of a single GaN Systems device along with a SiC diode over a range of driving and operating conditions.


Figure 4.34: GaN Systems transistor + SiC diode switching energy losses over: a) $V_{i}$ with $I_{L}=10 \mathrm{~A}, R_{G}=5 \Omega$ and $V_{D D}=6 \mathrm{~V}$, b) $I_{L}$ with $V_{i}=400 \mathrm{~V}, R_{G}=5 \Omega$ and $V_{D D}=6 \mathrm{~V}$, c) $V_{D D}$ with $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}$ and $R_{G}=5 \Omega$, d) $R_{G}$ with $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}$ and

$$
V_{D D}=10 \mathrm{~V}
$$

The overall pattern of the results and the trends are very similar to those seen for the Transphorm devices.

### 4.5.3 Two GaN cascode devices in a leg

Two GaN cascode devices in an inverter leg configuration were implemented in a DPT board. Some sample waveforms are shown in Figure 4.35.

Slower switching transitions are observed in this case. The current and voltage switching speeds during turn-off are $-1.8 \mathrm{kA} / \mu \mathrm{s}$ and $69.6 \mathrm{kV} / \mu \mathrm{s}$ respectively. The measured current switching speed during turn-on was $4.9 \mathrm{kA} / \mu \mathrm{s}$ whilst it was $-109.4 \mathrm{kV} / \mu \mathrm{s}$ for the voltage. The lower switching speed results in lower amplitude oscillations during turn-off.

The energy losses over a range of conditions are presented in Figure 4.36.


Figure 4.35: Two GaN Systems cascode device in an inverter leg configuration switching waveforms at $V_{i}=400 \mathrm{~V}, I_{L}=14 \mathrm{~A}, V_{D D}=6 \mathrm{~V}$ and $R_{G}=5 \Omega$


Figure 4.36: Two GaN Systems transistors in an inverter leg configuration switching energy losses over: a) $V_{i}$ with $I_{L}=10 \mathrm{~A}, R_{G}=5 \Omega$ and $V_{D D}=6 \mathrm{~V}$, b) $I_{L}$ with $V_{i}=400 \mathrm{~V}$, $R_{G}=5 \Omega$ and $V_{D D}=6 \mathrm{~V}$, c) $V_{D D}$ with $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}$ and $R_{G}=5 \Omega$, d) $R_{G}$ with $V_{i}=400 \mathrm{~V}, I_{L}=10 \mathrm{~A}$ and $V_{D D}=10 \mathrm{~V}$

The pattern of the results and the trends are similar to the ones observed with a single device along with a SiC diode. The turn-on energy loss is sensitive to the driving and
operating conditions whilst the turn-off loss is insensitive to the driving parameters and the operating current.

As in the case of the Transphorm device, the turn-on loss is around $50 \%$ higher than in the case where a single cascode device and a SiC diode are used and the turn-off losses are slightly lower because of the higher capacitance of the cascode part compared with the SiC diode.

### 4.6 Summary

This Chapter presents the practical testing of different GaN devices. The Chapter starts by presenting the design details and characteristics of the double pulse tester board used to measure the switching characteristics of the switching devices. The layout and instrumentation considerations are discussed in detail. The measured parasitic elements of the different boards are presented.

The waveforms of two different Si super junction MOSFETs are analysed at different driving and operating conditions. The highest measured current switching speed was $1.5 \mathrm{kA} / \mu \mathrm{s}$ whilst it was $50 \mathrm{kV} / \mu \mathrm{s}$ for the voltage transitions.

The switching characteristics of a Transphorm GaN cascode device are evaluated in two configurations, a single device along with a SiC diode and two GaN cascode devices in an inverter leg configuration. Very short switching transitions are recorded for both configurations in the order of a few nano-seconds. Switching speeds of $1.9 \mathrm{kA} / \mu \mathrm{s}$ and $90.7 \mathrm{kV} / \mu \mathrm{s}$ are reported for a single cascode device along with a SiC diode. The current and voltage turn-off switching speed is not significantly affected by changes in the driver voltage and the gate resistor. The current and voltage turn-on switching speeds are sensitive to these parameters. The analysis of switching losses indicates that two GaN cascode devices in an inverter leg configuration have $50 \%$ higher losses than the single device along with a SiC diode combination. The study found that the turn-on losses

Both configurations are compared against state-of-the-art super junction Si MOSFET based arrangements finding that the Si solutions have higher losses which is in accordance with other published work where GaN devices presented lower losses when compared against Si devices, [110, 162, 172]. Two GaN cascode devices in an
inverter leg reduce the losses by $17 \%$. Higher energy loss reductions of at least $40 \%$ are obtained when using a GaN cascode device along with a SiC diode.

The tests results were used to confirm the accuracy of the model for calculating switching losses, the errors being around $10-15 \%$.

Finally, results were also obtained using GaN Systems cascode devices (rated at higher current than Transphorm cascode devices), providing further confirmation of the conclusions from the Transphorm tests.

## Chapter 5: Converter application of GaN devices

### 5.1 Introduction

Building on the device modelling and characterisation work in Chapters 3 and 4, this Chapter presents the design and evaluation of a $270 \mathrm{~V}-28 \mathrm{~V}, 1.5 \mathrm{~kW}$ isolated, phase-shifted full-bridge converter switching at 1 MHz using Transphorm GaN cascode devices. The prototype provides a demonstration of the capabilities of GaN devices and the impact that they can have on the design and performance of a converter.

First, the circuit and its operating principle are introduced, followed by the detailed design and loss audit. After the description of the construction, the results of the testing are shown, including an analysis of the switching losses. Finally, the benefits and impact of using GaN devices at system level and the related challenges are discussed at the end of the Chapter.

### 5.2 Phase-shifted full-bridge isolated converter

The phase-shifted full-bridge isolated converter is typically used in high power ( $>500 \mathrm{~W}$ ) converters where high efficiency and high frequency are required. It is commonly used in battery chargers and server power supply systems.

The converter is a good candidate to take advantage of the GaN cascode device characteristics since it is a soft-switching topology operating with zero voltage switching (ZVS) during turn-on. The energy stored in the device output capacitances is naturally recovered and since this accounts for much of the switching losses under inductive switching conditions, very low switching losses should be achievable without the need of additional snubber capacitors. As a result, a very high operating frequency should be possible, enabling the transformer and filter components to be miniaturised. The input and output voltages were chosen to be of interest to the aerospace sector.

Previous demonstrations of this topology using GaN devices were implemented using EPC devices for a 130 V to $50 \mathrm{~V}, 1.7 \mathrm{~kW}$ converter switching at 50 kHz , [173, 174]; another demonstration used Qorvo RFJS1506Q GaN cascode devices rated at
$650 \mathrm{~V}, 15 \mathrm{~A}$ and $R_{D S-O N}=85 \mathrm{~m} \Omega$ in a $300 \mathrm{~V}-14 \mathrm{~V}, 600 \mathrm{~W}$ converter switching at 100 kHz, [175]. Previous demonstrations were focused on evaluating the impact of GaN switches in converter efficiency switching at low frequency. The converter implemented in this research work shows the benefits of GaN technology to increase the switching frequency allowing converter size reductions. The proposed converter will combine high-frequency and high-power operation using GaN devices.

### 5.2.1 Circuit

Figure 5.1 shows the converter. The circuit is formed by four GaN cascode switches in a full-bridge configuration $\left(\mathrm{T}_{\mathrm{A} 1}, \mathrm{~T}_{\mathrm{A} 2}, \mathrm{~T}_{\mathrm{B} 1}\right.$ and $\mathrm{T}_{\mathrm{B} 2}$ ), a transformer providing galvanic isolation with $1: \mathrm{N}$ turns ratio, a full-bridge rectifier formed by four Si diodes $\left(\mathrm{D}_{1}-\mathrm{D}_{4}\right)$ and the output filter comprising inductor $\left(L_{o}\right)$ and the output capacitor $\left(\mathrm{C}_{\mathrm{o}}\right) . \mathrm{C}_{\mathrm{A} 1}, \mathrm{C}_{\mathrm{A} 2}, \mathrm{C}_{\mathrm{B} 1}$ and $\mathrm{C}_{\mathrm{B} 2}$ represent the output capacitances of the four switches and the associated board parasitic capacitance. $L_{k}$ is the leakage inductance of the primary of the transformer plus the reflected stray inductance of the secondary side and the stray inductance of the primary side; $L_{k}$ is represented as a separate element because of its role in achieving soft-switching operation. $R_{L}$ represents the load resistor.


Figure 5.1: Phase-shifted isolated full-bridge converter circuit schematic The full-bridge stage generates a high-frequency AC waveform from the input DC voltage $V_{i}$ which is transmitted to the rectifier through the transformer, the rectified voltage is then smoothed by the output filter and passed to the load.

### 5.2.2 Converter operation

The modulation strategy of the transistors is explained using the sketched waveforms in Figure 5.2. The $\operatorname{leg} \mathrm{A}$ transistors $\left(\mathrm{T}_{\mathrm{A} 1}\right.$ and $\left.\mathrm{T}_{\mathrm{A} 2}\right)$ are operated in antiphase with a duty cycle of $50 \%$. The leg B transistors $\left(\mathrm{T}_{\mathrm{B} 1}\right.$ and $\mathrm{T}_{\mathrm{B} 2}$ ) operate in a similar manner, however, leg B is delayed behind leg A by $\delta T / 2$ where $T$ is the switching period and $\delta$ is the control variable, $0 \leq \delta \leq 1 ; v_{\mathrm{A} 2}$ and $\nu_{\mathrm{B} 2}$ are the drain to source voltages of $\mathrm{T}_{\mathrm{A} 2}$ and $\mathrm{T}_{\mathrm{B} 2}$ respectively that result from the modulation strategy. $V_{A B}$ is the transformer primary voltage and is equal to the difference between $v_{A 2}$ and $v_{B 2}$. $V_{A B}$ is a quasi-square waveform with positive and negative pulse widths equal to $\delta T / 2$. The pulse width is controlled through $\delta$, when $\delta=0$ the primary of the transformer is always zero volts and when $\delta=1$ the primary voltage is a square waveform. The energy transfer from the primary to the secondary of the transformer is controlled through $\delta$. The state of the transistors define the $V_{A B}$ waveform at all times, however a dead time needs to be included between the turn-off and turn-on transitions in each leg to avoid short-circuiting the input voltage $V_{i}$ and potentially damaging the GaN switches.

The idealised main waveforms of the circuit are presented in Figure 5.3 and the different stages are explained next.

## Power delivery mode, $t=\mathbf{t}_{1} \rightarrow \mathbf{t}_{2}$ and $\mathbf{t}=\mathbf{t}_{4} \rightarrow \mathbf{t}_{\mathbf{5}}$

During these stages $V_{A B}$ is equal to $V_{i}$ or $-V_{i}$ and the rectifier output voltage, $V_{\text {rect, }}$, is equal to $N V_{i}$. The voltage across $L_{o}$ is then $N V_{i}-V_{o}$, which is assumed constant by neglecting the input and output voltage ripples, and the inductor current increases. The average value of this current represents the current delivered to the load $\left(I_{o}\right)$ and the AC part flows through the output filter capacitor. The current flows through the rectifier and the transformer secondary and is reflected to the primary as $N i_{L o}$. When $V_{A B}$ is positive, $\mathrm{D}_{1}$ and $\mathrm{D}_{4}$ conduct, and the current of the transformer primary $\left(I_{p}\right)$ is positive. In contrast, when $V_{A B}$ is negative, $\mathrm{D}_{2}$ and $\mathrm{D}_{3}$ conduct and $I_{p}$ is negative. Power is delivered from the transformer primary side circuit to the transformer secondary side circuit.


Figure 5.2: Modulation strategy
Freewheeling mode, $\mathbf{t}=\mathbf{t}_{\mathbf{2}} \rightarrow \mathbf{t}_{\mathbf{3}}$ and $\mathbf{t}=\mathbf{t}_{\mathbf{5}} \rightarrow \mathbf{t}_{\mathbf{6}}$

The voltage across the primary of the transformer is zero during these stages; $V_{A}$ and $V_{B}$ are both $V_{i}$ if $\mathrm{T}_{\mathrm{A} 1}$ and $\mathrm{T}_{\mathrm{B} 1}$ are turned-on or they are both zero if $\mathrm{T}_{\mathrm{A} 2}$ and $\mathrm{T}_{\mathrm{B} 2}$ are turned-on. $V_{\text {rect }}$ is zero as well and $-V_{o}$ is impressed across $L_{o}$ and its current falls
linearly. This current flows through the two diodes that were previously conducting and the transformer secondary and is reflected to the primary side. $L_{k}$ prevents any abrupt change in the primary current. The load power is maintained by the output filter during these stages.


Figure 5.3: Idealised circuit waveforms

## Overlap period, $\mathbf{t}=\mathbf{0} \rightarrow \mathbf{t}_{1}$ and $\mathbf{t}=\mathbf{t}_{3} \rightarrow \mathbf{t}_{4}$

The beginning of these periods is just after the freewheeling stage ends and $V_{A B}$ switches to either $V_{i}$ or $-V_{i}$.

Considering the period from $\mathrm{t}_{3}$ to $\mathrm{t}_{4}$, initially $V_{A B}$ and $V_{\text {rect }}$ are both zero, the primary current is N times the output inductor current, $\mathrm{D}_{1}$ and $\mathrm{D}_{4}$ are conducting and $\mathrm{D}_{2}$ and $\mathrm{D}_{3}$ are turned-off. Then, $V_{A B}$ changes to $-V_{i}$ and the change forward biases $\mathrm{D}_{2}$ and $\mathrm{D}_{3} ; \mathrm{D}_{1}$ and $\mathrm{D}_{4}$ keep conducting because $L_{k}$ and $L_{o}$ prevent any abrupt change in the current. Therefore, the four rectifiers are conducting simultaneously and $-V_{i}$ is impressed across $L_{k}$. The negative voltage reduces $I_{p}$ linearly. As $I_{p}$ decreases, the current in $D_{1}$ and $D_{4}$ decreases and is matched by an increase in the current of $D_{2}$ and $\mathrm{D}_{3}$. An equal current will flow in all the rectifiers when $I_{p}$ reaches zero. Then, $I_{p}$ increases in the negative direction and the current in $\mathrm{D}_{2}$ and $\mathrm{D}_{3}$ continues increasing whilst the current in $\mathrm{D}_{1}$ and $\mathrm{D}_{4}$ continues to fall until their current is zero, which occurs at the moment when the current in $\mathrm{D}_{2}$ and $\mathrm{D}_{3}$ are equal to the output inductor current. Once $D_{1}$ and $D_{4}$ are able to block voltage, the rectifier voltage changes from zero to $N V_{i}$ and a power delivery stage begins. The rectifier overlap occurring from $t=0$ to $t_{1}$ can be explained in a similar way.

The converter parameters main equations are introduced in [176-178] and are presented next. During overlap, the leakage inductance controls the rate at which $I_{p}$ reverses. The duration of the overlap period is denoted $T_{O L}$ and is given by:

$$
\begin{equation*}
T_{O L}=\frac{2 N I_{L O} L_{k}}{V_{i}} \tag{5.1}
\end{equation*}
$$

where $I_{L O}$ is the inductor current at the overlap instant.

Referring to the circuit in Figure 5.1 and the waveforms in Figure 5.3, the output voltage can be determined by calculating the average value of the rectifier voltage ( $V_{\text {rect }}$ ) waveform. The following equation can be established by examining the $V_{\text {rect }}$ waveform in Figure 5.3:

$$
\begin{equation*}
V_{o}=\frac{2}{T}\left[\frac{\delta T}{2}-T_{O L}\right] N V_{i} \tag{5.2}
\end{equation*}
$$

Combining (5.1) and (5.2):

$$
\begin{equation*}
V_{o}=\delta N V_{i}-\frac{4 N^{2} I_{L O} L_{k}}{T} \tag{5.3}
\end{equation*}
$$

If the output inductor ripple current is small when compared against the converter output current $\left(I_{o}\right)$, then $I_{L O}$ will be close to the load current and the output voltage can be approximated as:

$$
\begin{equation*}
V_{o}=\delta N V_{i}-\frac{4 N^{2} I_{o} L_{k}}{T} \tag{5.4}
\end{equation*}
$$

The overlap has the effect of making the output voltage load dependent. $L_{k}$ needs to be as small as possible to achieve higher output voltage.

## Soft-switching operation

Soft-switching operation is achieved by ZVS during turn-on, that is the current switches under zero or low voltage conditions practically eliminating the switching losses.

The ZVS mechanism is different in the two legs of the full-bridge. The soft-switching equations presented in the following sections are commonly used for defining the required dead time for each leg to achieve soft-switching, [176-178].

## Leading leg soft-switching mechanism

From Figure 5.2 we can observe that turning-on any of the leading leg transistors ( $\mathrm{T}_{\mathrm{A} 1}$ and $\mathrm{T}_{\mathrm{A} 2}$ ) has the effect of changing $V_{A B}$ from zero to $V_{i}$ or $-V_{i}$ starting the overlap period. There is a dead time $\left(T_{D}\right)$ between the instant when one of the transistors is turned-off and the other is turned-on. When one of the transistors is turned-off, the overlap period starts and all the rectifiers are conducting. Therefore, the output inductor plays no part in the process. Next, the leakage inductance energy charges the capacitance of the transistor being turned-off and discharges the capacitance of the transistor to be turned-on. If the leakage inductance energy and the dead time are large enough, the output capacitance of the transistor to be turned-on will be completely discharged (dropping its voltage to zero) before it is actually turned-on achieving ZVS. The charge/discharge process occurs while $L_{k}$ and the output capacitance of the transistors are resonating.

The resonant process after $\mathrm{T}_{\mathrm{A} 1}$ is turned-off is explained using the equivalent circuit of Figure 5.4. Before $\mathrm{T}_{\mathrm{A} 1}$ is turned-off, $\mathrm{T}_{\mathrm{A} 1}$ was conducting (ideally $v_{A 1}=0$ ) and $\mathrm{T}_{\mathrm{A} 2}$ is blocking the input voltage ( $v_{A 2}=V_{i}$ ), the primary current is equal to the output filter current at the beginning of the overlap period reflected to the primary $\left(N I_{L O}\right)$. From Figure 5.4 we observe that any change in the voltage of $C_{A 1}$ is reflected as an equal and opposite change in the voltages of $C_{A 2}$ and the inductor $L_{k}$. Then:

$$
\begin{align*}
\frac{d v_{A 1}}{d t} & =-\frac{d v_{A 2}}{d t}  \tag{5.5}\\
\frac{d v_{A 1}}{d t} & =-\frac{d v_{L k}}{d t} \tag{5.6}
\end{align*}
$$



Figure 5.4: Equivalent circuit of the leading leg after $\mathrm{T}_{\mathrm{A} 1}$ is turned-off
By applying Kirchhoff's current law at the common node of the capacitances and the inductor we get:

$$
\begin{equation*}
i_{C A 1}=i_{C A 2}+I_{p} \tag{5.7}
\end{equation*}
$$

Assuming that $C_{A}$ is the output capacitance of each of the leg A transistors, that is $C_{A 1}=C_{A 2}=C_{A}:$

$$
\begin{align*}
& i_{C A 1}=C_{A} \frac{d v_{A 1}}{d t}  \tag{5.8}\\
& i_{C A 2}=C_{A} \frac{d v_{A 2}}{d t} \tag{5.9}
\end{align*}
$$

and:

$$
\begin{equation*}
v_{L k}=L_{k} \frac{d I_{p}}{d t} \tag{5.10}
\end{equation*}
$$

Substituting (5.8) and (5.9) in (5.7):

$$
\begin{equation*}
\frac{d v_{A 1}}{d t}=\frac{d v_{A 2}}{d t}+\frac{I_{p}}{C_{A}} \tag{5.11}
\end{equation*}
$$

Substituting (5.6) in (5.11) to eliminate $d v_{A 2} / d t$ and after that (5.5) to eliminate $d v_{A l} / d t:$

$$
\begin{equation*}
2 \frac{d v_{L k}}{d t}+\frac{I_{p}}{C_{A}}=0 \tag{5.12}
\end{equation*}
$$

Finally, substituting (5.10) in (5.12):

$$
\begin{equation*}
\frac{d^{2} I_{P}}{d t^{2}}+\frac{I_{p}}{2 C_{A} L_{k}}=0 \tag{5.13}
\end{equation*}
$$

Equation (5.13) represents an undamped resonant system where the initial conditions are:

$$
\begin{gather*}
I_{p}(0)=N I_{L O}  \tag{5.14}\\
v_{L k}(0)=0  \tag{5.15}\\
\frac{d I_{p}}{d t}(0)=0 \tag{5.16}
\end{gather*}
$$

The solution of the differential equation in (5.13) using the initial conditions of (5.14), (5.15) and (5.16) is:

$$
\begin{equation*}
I_{p}=N I_{L O} \cos (\omega t) \tag{5.17}
\end{equation*}
$$

where:

$$
\begin{equation*}
\omega=\frac{1}{\sqrt{2 C_{A} L_{k}}} \tag{5.18}
\end{equation*}
$$

The inductor voltage is obtained by combining (5.10) and (5.17):

$$
\begin{equation*}
v_{L k}=-Z N I_{L O} \sin (\omega t) \tag{5.19}
\end{equation*}
$$

where:

$$
\begin{equation*}
Z=\sqrt{\frac{L_{k}}{2 C_{A}}} \tag{5.20}
\end{equation*}
$$

From the circuit in Figure 5.4:

$$
\begin{equation*}
v_{A 1}=-v_{L k} \tag{5.21}
\end{equation*}
$$

Therefore, combining (5.19) and (5.21):

$$
\begin{equation*}
v_{A 1}=Z N I_{L O} \sin (\omega t) \tag{5.22}
\end{equation*}
$$

Applying Kirchhoff's voltage law at the input of the circuit of Figure 5.4:

$$
\begin{equation*}
v_{A 2}=V_{i}-v_{A 1} \tag{5.23}
\end{equation*}
$$

Equations (5.17), (5.19), (5.22) and (5.23) describe the main circuit waveforms until $v_{A 1}=V_{i}$ and $v_{A 2}=0$. At this point the inductor current is transferred to the $\mathrm{T}_{\mathrm{A} 2}$ body diode and the current stops flowing through the capacitors $C_{A 1}$ and $C_{A 2}$. After the resonant transitions ends, the current continues decreasing linearly as described for the overlap period.

The duration of the resonant transition $\left(T_{\text {res }}\right)$ can be calculated by setting $v_{A l}=V_{i}$ in equation (5.22):

$$
\begin{equation*}
T_{\text {res }}=\frac{1}{\omega} \sin ^{-1}\left(\frac{V_{i}}{Z N I_{L O}}\right) \tag{5.24}
\end{equation*}
$$

Sketched waveforms of the resonant transition are show in Figure 5.5.
Previous equations show that for achieving zero voltage switching the amplitude of the sinusoidal trajectory in equation (5.22) must reach at least $V_{i}$, that is:

$$
\begin{equation*}
Z N I_{L O} \geq V_{i} \tag{5.25}
\end{equation*}
$$

As $I_{L O}$ is close to the load current, if the ripple current of the output inductor is small when compared against the output current, then the following minimum load current condition can be established:

$$
\begin{equation*}
I_{o} \geq \frac{V_{i}}{Z N} \tag{5.26}
\end{equation*}
$$

When the load current is below the limit in equation (5.26), the energy stored in $L_{k}$ will not be sufficient to charge/discharge the output capacitance of the switches and ZVS is partially or totally lost.


Figure 5.5: Resonant transition of $v_{A l}$ and $I_{p}$ waveforms after $\mathrm{T}_{\mathrm{A} 1}$ is turned-off In addition, to allow $V_{A I}$ to reach $V_{i}$ and achieve soft switching, the dead time ( $T_{D}$ ) needs to be set to at least the resonant transition duration:

$$
\begin{equation*}
T_{D} \geq \frac{1}{\omega} \sin ^{-1}\left[\frac{V_{i}}{Z N I_{L O}}\right] \tag{5.27}
\end{equation*}
$$

To allow $I_{p}$ to reverse the following condition must be met:

$$
\begin{equation*}
T_{D} \leq \frac{T_{O L}}{2} \tag{5.28}
\end{equation*}
$$

## Lagging leg soft-switching mechanism

The mechanism of soft-switching is different in the lagging leg ( $\mathrm{T}_{\mathrm{B} 1}$ and $\mathrm{T}_{\mathrm{B} 2}$ ). When one of these switches is turned-off (before turning-on the other), the converter changes from the power delivery mode to the freewheeling mode as can be seen in the waveforms of Figure 5.2. Two of the rectifier diodes are conducting and the other two are off before and after the transition. Therefore, the output capacitance of the switches is charged/discharged by the series connection of $L_{k}$ and $L_{o}$. If the dead time is high enough, the capacitance of the switch to be turned-on will be discharged before it is actually turned-on achieving ZVS conditions. Since $L_{o}$ (reflected to the primary) is comparatively large, the device output capacitances are charged/discharged by a constant current and there is no resonant interaction. Figure 5.6 shows the equivalent circuit after $\mathrm{T}_{\mathrm{B} 2}$ is turned-off.


Figure 5.6: Equivalent circuit of the lagging leg after $\mathrm{T}_{\mathrm{B} 2}$ is turned-off
The dead time needs to be at least as long as the duration of the charge/discharge process to ensure soft switching. Therefore:

$$
\begin{equation*}
T_{D} \geq \frac{2 C_{B} V_{i}}{N I_{o}} \tag{5.29}
\end{equation*}
$$

where $C_{B}$ is the output capacitance of each device in the lagging leg, that is $C_{B 1}=C_{B 2}=C_{B}$.

### 5.2.3 Clamp circuit

When the circuit commutates from the freewheeling mode to the power delivery mode, the leakage inductance $L_{k}$ resonates with the output capacitance of the rectifier diodes as the diode voltage and $V_{\text {rect }}$ rise to the level of $N V_{i} . V_{\text {rect }}$ rises in a resonant manner to approximately $2 N V_{i}$, then undergoes a lightly damped oscillation around the final value of $N V_{i}$, [177], as shown in the sketched waveform in Figure 5.7. The oscillations are a potential problem from an EMI perspective and the peak voltage could damage the diodes if they are not adequately rated.


Figure 5.7: $V_{\text {rect }}$ waveform during the resonance of $L_{k}$ and the capacitance of the rectifier diodes

A clamp circuit is shown in Figure 5.8 and was used to restrict the secondary winding voltage oscillations, [177].


Figure 5.8: Clamp circuit

The circuit consists of a diode ( $\mathrm{D}_{\text {clamp }}$ ), a resistor ( $\mathrm{R}_{\text {clamp }}$ ), and a capacitor ( $\mathrm{C}_{\text {clamp }}$ ). $\mathrm{C}_{\text {clamp }}$ is sized to maintain a relatively constant voltage $\mathrm{V}_{\text {clamp. }}$. When the oscillation across the rectifier circuit exceeds $\mathrm{V}_{\text {clamp }}$, $\mathrm{D}_{\text {clamp }}$ is forward biased clamping the rectifier voltage to $\mathrm{V}_{\text {clamp }}+\mathrm{V}_{\mathrm{F}}$. In contrast, when the rectifier voltage is lower than $\mathrm{V}_{\text {clamp }}, \mathrm{D}_{\text {clamp }}$ is reverse biased and the clamp circuit doesn't absorb any energy. $\mathrm{C}_{\text {clamp }}$ is discharged at an approximately constant rate through $\mathrm{R}_{\text {clamp. }}$. A percentage of the energy taken by the clamp circuit is dissipated in $\mathrm{R}_{\text {clamp }}$ and $\mathrm{D}_{\text {clamp }}$ but another part is delivered to the load. The losses in $\mathrm{D}_{\text {clamp }}$ are small and can be safely dissipated. Figure 5.9 presents a sketched idealised $V_{\text {rect }}$ waveform with the clamp circuit added and neglecting the voltage drop of $\mathrm{D}_{\text {clamp }}$.


Figure 5.9: $V_{\text {rect }}$ waveform with clamp circuit added

### 5.3 Converter design

This section presents the design of the converter according to the initial specification in Table 5.1.

Table 5.1: Converter initial specification

| Parameter | Value |
| :---: | :---: |
| Rated power | 1.5 kW |
| Input voltage | 270 V |
| Output voltage | 28 V |
| Switching frequency | 1 MHz |
| Efficiency | $>90 \%$ |
| Soft-switching range | $1.2 \mathrm{~kW}-1.5 \mathrm{~kW}$ |
| Nominal $\delta$ | 0.85 |
| Output inductor ripple current | $<0.2 I_{\text {omax }}$ |
| Output voltage ripple | $<0.01 V_{o}$ |
| Ambient temperature | Room temperature |

### 5.3.1 Overall circuit architecture

To provide flexibility during the testing work, a modular approach was used for the construction of the converter, consisting of the following blocks.

1. Bulk capacitors board. This board provides the bulk decoupling capacitance at the input.
2. Full-bridge board. This consists of the four GaN cascode switches and local decoupling ceramic capacitors.
3. Leg driver boards. Each board provides the signals for the GaN cascode switches in one leg and includes the dead time generation.
4. Transformer. To provide the galvanic isolation between the input and the output and scaling the voltage and current levels.
5. Rectifier. Formed by the four diodes of the full-bridge rectifier.
6. Output filter. This board accommodates the output filter inductor and capacitor and also the clamp circuit.

The details of each block are presented in the following sections.

### 5.3.2 Bulk capacitors board

Two Vishay MKP1848CG5050JP5, $50 \mu \mathrm{~F}$ film capacitors rated at 500 V were used as bulk decoupling capacitors at the input.

### 5.3.3 Full-bridge board

This circuit includes the full-bridge GaN cascode devices and high frequency decoupling capacitors. Transphorm TPH3006LD transistors were used for the top side switches and TPH3006LS transistors for the lower switches. Both are SMD PQFN88 packaged, rated at $600 \mathrm{~V}, 12 \mathrm{~A}$ at a case temperature of $100^{\circ} \mathrm{C}$ and with a nominal $R_{D S-O N}$ of $0.15 \Omega$ at $25^{\circ} \mathrm{C}$. The TPH3006LD has the dissipation pad wired to the drain while the TPH3006LS has the dissipation pad wired to the source. The maximum expected current is around 8 A , therefore, the drain current limit is not exceeded.

Six ceramic capacitors in SMD 2220 packages and rated at 100 nF and 1 kV were used for decoupling the DC input. The layout was carefully designed to reduce the loop size. The layout drawings are shown in Appendix B.

Since SMD packages are used, the main thermal path is through the board, therefore T-Clad HR T30.20 from Bergquist, [179], was used as the substrate board to provide a low thermal resistance. The characteristics of the board are summarised in Table 5.2.

Table 5.2: HR T30.20 PCB characteristics, [179]

| Characteristic | Value |
| :---: | :---: |
| Dielectric | HR T30.20 |
| Dielectric thickness | $76 \mu \mathrm{~m}$ |
| Thermal conductivity | $1.5 \mathrm{~W} / \mathrm{m}-\mathrm{K}$ |
| Copper thickness | 2 zz |
| Aluminium thickness | 1 mm |
| Dielectric strength | $85 \mathrm{kV} / \mathrm{mm}$ |

The soft switching equations in section 5.2.2 require accurate data of the GaN transistors' output capacitance (cascode gate-drain capacitance plus cascode drain-source capacitance), $C_{o s s}$.

The time related output capacitance $\left(C_{\text {oss }(T R)}\right)$ is calculated using the total charge delivered to the capacitor as the voltage rises from zero to a specific level.

The soft-switching equations of both legs require $C_{\text {oss(TR) }}$ since they are related to a charging/discharging process where the transistors' output capacitance charge is going to be added/removed by the leakage inductance, in the case of the leading leg, and the leakage inductance and output inductor in the case of the lagging leg.

The $C_{o s s}(T R)$ is therefore calculated using the $\mathrm{C}-\mathrm{V}$ plot in the datasheet and equation (3.62) in section 3.6.1.

Figure 5.10 shows the plot for the TPH30006LD $C_{i s s}$ (cascode gate-source capacitance plus cascode gate-drain capacitance), $C_{o s s}$ and $C_{r s s}$ (cascode gate-drain capacitance) capacitances extracted from the datasheet, [180]. $C_{\text {oss }}$ was modelled by making piecewise approximations of the logarithmic plot of Figure 5.10. The resultant equations are:

$$
\begin{array}{cc}
C_{\text {oss }}=800\left(10^{-0.0062 V_{D S}}\right) p F & 0 \leq V_{D S}<19 \mathrm{~V} \\
C_{\text {oss }}=1051867\left(10^{-0.17 V_{D S}}\right) p F & 19 \mathrm{~V} \leq V_{D S}<21.6 \mathrm{~V} \\
C_{\text {oss }}=255.6\left(10^{-0.003 V_{D S}}\right) p F & 21.6 \mathrm{~V} \leq V_{D S}<235 \mathrm{~V} \\
C_{\text {oss }}=48 p F & 235 \mathrm{~V} \leq V_{D S} \leq 270 \mathrm{~V} \tag{5.33}
\end{array}
$$

The calculated time related capacitance at $V_{i}=270 \mathrm{~V}$ is shown in the table below.

Table 5.3: Time related output capacitance of TPH3006LD at 270V

| Parameter | Value (pF) |
| :---: | :---: |
| $C_{\text {oss }(T R)}$ | 146 |



Figure 5.10: TPH3006LD typical output capacitance at $V_{G S}=0 \mathrm{~V}, \mathrm{~F}=1 \mathrm{MHz},[180]$

### 5.3.4 Leg driver boards

Separate driver boards were built on standard two-layer PCBs for each leg of the full bridge. It was decided not to build the drivers directly on the full-bridge board due to the risk of capacitive coupling through the metal substrate, which could corrupt the drive signals.

The driver was designed to apply a negative voltage of -4.5 V to each gate when the switch is turned-off to reduce the risk of false turn-on induced by the high switching speed. The main components of the leg driver circuit are shown in Figure 5.11.

A signal generator having two phase-shifted outputs provides the control signals for the leg driver boards, marked GEN in Figure 5.11. The control signal of each driver board had a 5 V amplitude, $50 \%$ duty-ratio and 1 MHz frequency. The variable phase-shift between the two outputs from the signal generator was used for open loop control of the converter.


Figure 5.11: Leg driver circuit diagram
In each driver board the GEN signal is used to generate two complementary signals and dead time is then added by delaying the rising edge of each waveform with a simple R-C circuit.

The dead time of the leading leg was set at 18 ns whilst the dead time of the lagging leg was set at 20 ns according to the design equations of section 5.2.2, the converter initial specification of Table 5.1 and assuming that the cascode device output capacitance is 146 pF (as calculated in section 5.3.3), the transformer turns ratio is $1 / 7$ and the leakage inductance is 633 nH (as will be defined in section 5.3.5).

Signal isolation for each driver channel was provided using opto-isolators. The devices selected were the Avago Technologies ACPL-P484-000E due to their high speed, low capacitive coupling and high common mode dV/dt capability of at least $30 \mathrm{kV} / \mu \mathrm{s}$.

A high current-buffer was used to drive each gate and isolated power supplies were generated for each gate circuit using R12P212S and R12P205S parts, which have a very small capacitive coupling of between 1.5 pF and 10 pF . The driver voltages were set to +6 V for turn-on and -4.5 V for turn-off; the gate resistors were set to $10 \Omega$. The values $V_{D D}=6 \mathrm{~V}$ and $R_{G}=10 \Omega$ proved to generate well-damped and stable switching waveforms with low energy values as described in section 4.4.3. Furthermore, the transistor switching losses are not sensitive to gate voltage since they are only composed of the transistor turn-off losses as the turn-on losses are eliminated by the soft-switching operation.

The full schematic of the leg driver circuit is shown in Appendix B. The layout was designed to minimise the parasitic inductance particularly in the gate drive loop and the different voltage levels of the board are carefully isolated. Copper planes for each reference signal can be easily identified in the layout. No signals are tracked below the opto-isolators or the isolated power supplies to avoid unwanted capacitive coupling. The layout drawings can be found in Appendix B.

### 5.3.5 Transformer

To calculate the transformer turns-ratio, a nominal value of $\delta$ of 0.85 was assumed. This value is towards the maximum, which is desirable to reduce the primary current level, but leaves some control flexibility to compensate for circuit losses. Neglecting the lost voltage due to overlap the turns ratio N may be estimated using:

$$
\begin{equation*}
N V_{i} \delta=V_{o}+2 V_{F} \tag{5.34}
\end{equation*}
$$

where $V_{F}$ is the forward voltage of the secondary rectifiers. Assuming $V_{F}=0.7 \mathrm{~V}$, then $1 / \mathrm{N}=7.8$, and the turns ratio was therefore chosen to be $1 / 7$.

A planar transformer topology was chosen since this offers a compact, easy-to-manufacture structure and there is a good range of ferrite cores available, although the 1 MHz frequency is at the top end of the range that is normally used for planar designs. To minimise the number of turns a single-turn secondary was used, requiring seven primary turns. The number of turns was calculated using Faraday's law and assuming that the primary voltage is a square wave of $\pm V_{i}$ :

$$
\begin{equation*}
N_{P}=\frac{V_{i} 10^{4}}{4 B f_{s} A_{c}} \tag{5.35}
\end{equation*}
$$

where $B$ is the peak flux density, $A_{c}$ is the effective core area in square centimetres and $f_{s}$ is the switching frequency. The peak flux density was set at around 50 mT to restrict the core losses to the region of $500 \mathrm{~mW} / \mathrm{cm}^{3}$ which is the maximum level recommended by manufacturers for air-cooled designs. The actual core losses may be calculated using the Steinmetz equation, [181]:

$$
\begin{equation*}
P_{c v}=k \cdot f_{s}^{\alpha} \cdot B^{\beta} \tag{5.36}
\end{equation*}
$$

Searching through the available core sizes and materials a Ferroxcube planar core E38/8/25 of 3F4 material was chosen for the converter transformer. The volume of
two cores is $10.2 \mathrm{~cm}^{3}$ and the effective area is $A_{c}=1.94 \mathrm{~cm}^{2}$ and Figure 5.12 provides the dimensions,[182].


Figure 5.12: E38/8/25 core dimensions, [182]
The peak flux density is calculated to be 49.7 mT resulting in a core loss of 6.2 W .

The individual turns in the transformer winding were cut from a copper sheet and then assembled and interconnected to form the complete winding assembly. To limit the eddy currents in the windings, which cause skin and proximity effect losses, the copper thickness was chosen to be two skin depths, where the skin depth, $\varepsilon$, in copper is calculated by the following equation, [183]:

$$
\begin{equation*}
\varepsilon=\frac{6.62}{\sqrt{f_{s}}} \tag{5.37}
\end{equation*}
$$

where $\varepsilon$ is given in centimetres. For copper at 1 MHz the skin depth is 0.066 mm and 0.125 mm copper foil was selected for the transformer windings.

Considering insulation clearances, the dimensions of each turn are as shown Figure 5.13. To limit the current density in the windings to $6 \mathrm{~A} / \mathrm{mm}^{2}$ seven turns will be connected in parallel for the secondary and seven turns in series for the primary. Each turn will be insulated using kapton tape.

To minimise the proximity effect losses in the windings and the leakage inductance, a number of interleaved winding arrangements were tested experimentally.


Figure 5.13: Transformer turns drawing
The leakage inductance and the windings' AC resistance were measured by short-circuiting the secondary winding.

A summary of the results is shown in Table 5.4 where the winding arrangement is described by a notation where the number indicates the number of turns, P and S indicates if the turns correspond to the primary winding or the secondary winding respectively. Therefore, 4P7S3P means that the winding arrangement consisted of four primary turns followed by the seven secondary turns and then the remaining three primary winding turns. The measurements were performed using an Agilent Impedance Analyser 4284A; the measurements were performed at 1 MHz .

Table 5.4: Measured leakage inductance and windings' AC resistance of different winding arrangements at 1 MHz

| Arrangement | Leakage inductance (nH) | $\begin{gathered} \hline \text { Winding AC } \\ \text { resistance }(\mathrm{m} \Omega) \end{gathered}$ |
| :---: | :---: | :---: |
| Not interleaved 7P7S | 902 | 470 |
| 4P7S3P | 633 | 356 |
| 3P3S4P4S | 543 | 330 |
| Fully interleaved 1P1S1P1S1P1S1P1S1P1S1P1S1P1S | 312 | 208 |

The measured data shows that the leakage inductance and the windings' AC resistance change in a similar way, higher leakage inductance tends to be associated with higher losses which is in accordance with other published work, [184, 185]. The fully interleaved arrangement provides the lowest leakage inductance and AC
resistance. Therefore, to expand the soft-switching range of the converter by increasing the leakage inductance of the transformer will almost certainly increase the windings' power loss.

The second arrangement provides the required minimum leakage inductance to guarantee soft-switching as established in the design assumptions in Table 5.1 and was the option implemented.

The actual leakage inductance seen by the primary side will be higher in the final converter implementation since these measurements do not account for the added stray inductance of the transformer termination and circuit connections.

The windings' DC resistance ( $R_{D C}$ ) was calculated to be $23 \mathrm{~m} \Omega$ and the $R_{A C}$ and $R_{D C}$ ratio ( $R_{A C} / R_{D C}$ ) was 15.5 , where $R_{A C}$ is the windings' $A C$ resistance.

Table 5.5 presents the measurements of the inductance of the primary and secondary side with the other winding left open. The primary magnetising inductance of $191 \mu \mathrm{H}$ will carry a peak magnetising current of 550 mA which is comparatively small compared with the main primary current of 7.65 A .

Table 5.5: Transformer primary and secondary windings inductance measurements

| Winding | Inductance $(\boldsymbol{\mu} \mathbf{H})$ |
| :---: | :---: |
| Primary | 191 |
| Secondary | 3.9 |

### 5.3.6 Rectifier

The full-bridge rectifier was implemented using two ST STPS200170TV1 Schottky rectifier modules. Each package contains two independent Schottky diodes having the characteristics in Table 5.6. The relatively high reverse breakdown voltage was chosen to give some margin to withstand the parasitic oscillations between transformer leakage inductance and diode capacitance discussed in section 5.2.3.

The diodes are in an ISOTOP package, which has an isolated metallic base for thermal management.

Table 5.6: STPS200170TV1 main electrical parameters

| Characteristic | Rating |
| :---: | :---: |
| Reverse Breakdown Voltage | 170 V |
| Maximum average forward current per diode | 100 A |
| Maximum operating junction temperature | $150^{\circ} \mathrm{C}$ |
| Forward voltage at 50 A and $25^{\circ} \mathrm{C}$ | 0.72 V |

### 5.3.7 Output filter and clamp circuit board

The output filter board consists of the output inductor, the output capacitor and the clamp circuit and is built on a T-Clad board to facilitate thermal management.

The filter inductor $L_{o}$ value is chosen to limit the peak-to-peak ripple current $\Delta I_{L o}$ to less than $20 \%$ or 10.7 A . Considering the inductor discharge period $\left(\mathrm{t}_{2}-\mathrm{t}_{4}\right.$ in Figure 5.3), where $-V_{o}$ is applied to the inductor, the following relation can be established:

$$
\begin{equation*}
V_{o}=\frac{2 f_{s} L_{o} \Delta I_{L o}}{1-\delta+\frac{2 T_{O L}}{T}} \tag{5.38}
\end{equation*}
$$

Using the converter initial specification of Table 5.1 and assuming that the leakage inductance is 633 nH and the turns-ratio is $1 / 7$ (as defined in section 5.3.5) the overlap period using (5.1) is 36 ns and the required inductor value is 290 nH with a 54A DC current capability. A Vishay IHLP8787MZERR47M5A, 470nH, SMD inductor was selected as the closest available. Table 5.7 summarises the main parameters.

Table 5.7: Output inductor main parameters

| Parameter | Rating |
| :---: | :---: |
| Inductance | 470 nH |
| Typical DC resistance at $25^{\circ} \mathrm{C}$ | $0.56 \mathrm{~m} \Omega$ |
| Maximum DC resistance at $25^{\circ} \mathrm{C}$ | $0.67 \mathrm{~m} \Omega$ |
| Thermally limited maximum current | 80 A |
| Saturation current DC typical | 100 A |

The output capacitor is chosen to limit the peak-to-peak output ripple voltage $\Delta V_{o}$ to $1 \%$ or 0.28 V . By integrating the triangular capacitor ripple current the required output capacitor may be expressed as:

$$
\begin{equation*}
C_{o}=\frac{\Delta I_{L o}}{16 \Delta V_{o} f_{s}} \tag{5.39}
\end{equation*}
$$

Using $\Delta I_{L o}=6.6 \mathrm{~A}$, corresponding with $L_{o}=470 \mathrm{nH}$, then the output capacitance is $1.47 \mu \mathrm{~F}$.

Four ceramic Murata capacitors (GRM31CR72A105KA01L) of $1 \mu \mathrm{~F}$ in 1206 SMD packages were chosen. The four parallel capacitors are used to share the ripple current. Furthermore, the capacitor exhibits a $30 \%$ reduction in capacitance at 30 V . Its $E S R$ is $3 \mathrm{~m} \Omega$ at 1 MHz .

The clamp circuit was designed to have a clamp voltage of at least 45 V and a maximum clamp voltage ripple of 100 mV . The circuit was designed based on the analysis and design equations in [177].

The circuit used a SK100/50SA Schottky diode rated at 100 V , and 5.5 A from Vishay; three parallel $2.2 \mu \mathrm{~F}, 1206$ SMD packaged ceramic capacitors rated at 100 V ; and a $27 \Omega$ D2PAK power resistor rated at 35 W . The board layout is shown in Appendix B.

### 5.4 Converter energy losses

This section analyses the main losses in the converter.

### 5.4.1 GaN cascode devices

The device currents are made up by the reflected secondary current, assumed to be a square wave of $\pm N I_{o}$, plus the magnetising current, assumed to be a triangular waveform with an amplitude of $I_{\text {mag }}$, which may be estimated as:

$$
\begin{equation*}
I_{\text {mag }}=\frac{V_{i}\left(\frac{\delta T}{2}-T_{O L}\right)}{2 L_{\text {prim }}} \tag{5.40}
\end{equation*}
$$

where $L_{\text {prim }}=191 \mu \mathrm{H}$.
The conduction power loss per transistor, $P_{Q C}$, is then estimated as:

$$
\begin{equation*}
P_{Q C}=\frac{1}{2}\left(I_{D-O N}^{2}+\frac{I_{\operatorname{mag}}^{2}}{3}\right) R_{D S-O N} \tag{5.41}
\end{equation*}
$$

The transistor switching losses are obtained from the practical measurements described in Chapter 3.

The turn-off energy loss includes the energy stored in the output capacitance of the cascode device, however this energy will be recovered by zero voltage switching at turn-on, therefore the capacitive stored energy is subtracted using the datasheet output capacitance value. The energy stored in the output capacitance at 270 V is $3.24 \mu \mathrm{~J}$. Figure 5.14 shows the actual power loss in each device at 1 MHz , assuming $V_{i}=270 \mathrm{~V}, R_{G}=10 \Omega$ and $V_{D D}=6 \mathrm{~V}$ for different currents.

The black line represents a fourth order polynomial trend line to facilitate the approximation of the power loss between data points.


Figure 5.14: Cascode device switching power loss at different current level.

$$
\mathrm{F}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{i}}=270 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=10 \Omega \text { and } \mathrm{V}_{\mathrm{DD}}=6 \mathrm{~V}
$$

### 5.4.2 Transformer

The core loss $\left(P_{T C}\right)$ is estimated using the Steinmetz equation, (5.36) and the coefficients of the equation at $100^{\circ} \mathrm{C}$ are given in Table 5.8, [186].

Table 5.8: 3F4 Steinmetz equation coefficients

| Ferrite | Frequency Range (kHz) | $\mathbf{k}$ | $\boldsymbol{\alpha}$ | $\boldsymbol{\beta}$ |
| :---: | :---: | :---: | :---: | :---: |
| 3 F 4 | $400-1000$ | $5.8 \times 10^{-5}$ | 1.8 | 2.9 |

The copper loss is estimated by assuming the transformer current referred to the primary is a square wave of $\pm N I_{o}$, and using the measured winding resistance at 1 MHz from the short-circuit test, section 5.3.5.

### 5.4.3 Rectifier diodes

The rectifier diode conduction losses are calculated assuming each diode conducts a square pulse of current of value $I_{o}$ with a duty ratio of $50 \%$. The diode forward voltage is taken from the SPICE model of the diode, 0.67 V at 53.34 A .

Each diode will undergo switching losses as the reverse bias voltage is re-applied and the losses may be estimated using the reverse bias capacitance from the datasheet and equation (5.42), [177].

$$
\begin{equation*}
P_{\text {Diode-SW }}=\frac{16}{3} C_{\text {rect }} V_{\text {rect }}^{2} f_{s} \tag{5.42}
\end{equation*}
$$

### 5.4.4 Output filter

The inductor losses were calculated using the DC and AC resistances, DCR and ACR respectively taken from the datasheet and the DC and AC components of inductor current. The total loss $P_{L}$ was therefore:

$$
\begin{equation*}
P_{L}=I_{o}{ }^{2} D C R+A C R \frac{\Delta I_{L o}{ }^{2}}{12} \tag{5.43}
\end{equation*}
$$

where $\Delta I_{L o}$ is the peak-to-peak inductor ripple current and $\mathrm{DCR}=0.6 \mathrm{~m} \Omega$ and $\mathrm{ACR}=51.4 \mathrm{~m} \Omega$ at 2 MHz .

Filter capacitor loss was estimated from the equivalent series resistance, ESR, taken from the datasheet using:

$$
\begin{equation*}
P_{C}=\left(\frac{\Delta I_{L o}}{\sqrt{12}}\right)^{2} E S R \tag{5.44}
\end{equation*}
$$

However, the loss in the output capacitors is only a few mW and was neglected in the converter loss estimation.

### 5.4.5 Clamp circuit

The loss in the clamp resistor $P_{\text {clamp }}$ is calculated as:

$$
\begin{equation*}
P_{\text {clamp }}=\frac{\left(V_{\text {clamp }}-V_{o}\right)^{2}}{R_{\text {clamp }}} \tag{5.45}
\end{equation*}
$$

### 5.5 Physical implementation

Photographs of the assembled driver circuit and power converter are shown in Figures 5.15, 5.16 and 5.17.


Figure 5.15: Leg driver board


Figure 5.16: Physical implementation of the GaN power converter (top view)


Figure 5.17: Physical implementation of the GaN power converter (side view)
The two potentiometers to the left on the driver board are used to set the dead time of the leg whilst the one on the right is used to set the positive driver voltage. The opto-isolators and drivers are in the right-bottom part of the board. Two header connectors are soldered on the bottom layer to connect the driver board to the bridge board.

The images of the converter show the four blocks of the circuit: the full-bridge board on the left, the planar transformer in the centre and, the rectifiers, output filter and clamp circuit on the right.

The T-Clad full-bridge board is screwed to a $1.4^{\circ} \mathrm{C} / \mathrm{W}$ heatsink with thermal grease at the interface. The leg driver connectors and the bottom side switches of the legs are in the centre of the board. The ceramic decoupling capacitors are towards the top centre and bottom centre of the board.

A non-metallic bracket is used to clamp the planar transformer onto the heatsink and a sheet of "gap-pad" with a thermal conductivity of $3 \mathrm{~W} / \mathrm{m}-\mathrm{K}$ is placed between the core and the heatsink.

The two rectifier packages are to the right of the transformer and are screwed to a second heatsink with thermal grease at the interface.

The output filter and clamp circuit board (at the right of the rectifier) shows the filter inductor in the centre and the four ceramic output capacitors just below. The clamp circuit diode and capacitors are to the left of the output filter inductor while the clamp resistor is to the right. The output filter T-Clad board is screwed to the heatsink again using thermal grease at the interface.

### 5.6 Testing

A Teledyne LeCroy Wave Runner 610Zi 1GHz and 20Gs/s oscilloscope was used to measure the circuit waveforms. The secondary current was measured using a PEM Rogowski coil CWT (20mV/A), and the primary and secondary voltages were measured using Teledyne LeCroy ADP305 high voltage differentials probes. Figure 5.18 shows the four gate signals before the converter was energised. The waveforms show the leg dead times of 18 ns in leg A and 20 ns in leg B .


Figure 5.18: Full-bridge gate signals
The converter was initially tested at $1.23 \mathrm{~kW}, \delta$ was set to 0.88 . Figure 5.19 presents the main waveforms of the converter. The waveforms show the secondary current $\mathrm{I}_{\text {SEC }}$, the full-bridge output voltage $\mathrm{V}_{\mathrm{AB}}$, and the secondary voltage $\mathrm{V}_{\text {SEC }}$. The $\mathrm{V}_{\mathrm{AB}}$ waveform is clean and the voltage transitions are well-controlled with virtually no parasitic oscillations due to the zero-voltage switching. The diode overlap period during which $\mathrm{I}_{\text {SEC }}$ reverses is clearly evident in the $\mathrm{I}_{\text {SEC }}$ waveform, having a duration of 50 ns , and during this time $\mathrm{V}_{\text {SEC }}$ remains at a low voltage. The overshoot in $\mathrm{I}_{\text {SEC }}$ immediately after the current reverses is attributed to the charging of the secondary diode capacitance at the end of the overlap transient.

Oscillations are seen in the secondary winding voltage at the beginning of the power delivery stage and are attributed to the interaction of the transformer leakage inductance with the clamp circuit and the parasitic capacitance of the secondary.


Figure 5.19: GaN power converter waveforms at 1.23 kW
However the oscillations are fairly well controlled due to the operation of the clamp circuit. The clamp voltage $V_{\text {clamp }}$ was 46.7 V and the calculated clamp circuit power losses were 13W. Figure 5.20 shows the expanded $V_{\text {SEC }}$ waveform.


Figure 5.20: $\mathrm{V}_{\text {SEC }}$ expanded waveform at 1.23 kW

The converter output power was increased to 1.5 kW . The control parameter, $\delta$, was increased to 0.908 to compensate for the drop in $V_{o}$. The main waveforms under these conditions are shown in Figure 5.21 whilst expanded waveforms are shown in Figures 5.22 to 5.24 .

The waveforms in Figure 5.21 are similar to these in Figure 5.19 but the current level is increased. The measured clamp circuit voltage $\mathrm{V}_{\text {clamp }}$ was 48 V as indicated in the expanded $V_{\text {SEC }}$ waveform of Figure 5.22. The secondary voltage exceeds the clamp level due to the parasitic inductance of the circuit loop through the clamp circuit.


Figure 5.21: GaN power converter waveforms at 1.5 kW
The total leakage and stray inductance seen by the primary can be determined by measuring the rate of change of the secondary current during the overlap transition. The total primary-referred inductance, $L_{k}$, is then calculated as:

$$
\begin{equation*}
L_{k}=\frac{V_{i}}{N \frac{d I_{S E C}}{d t}} \tag{5.46}
\end{equation*}
$$



Figure 5.22: $\mathrm{V}_{\text {SEC }}$ expanded waveform at 1.5 kW
The measured secondary current switching speed is $1.48 \mathrm{~A} / \mathrm{ns}$ (Figures 5.23 and 5.24) and the resulting leakage inductance $L_{k}$ is $1.28 \mu \mathrm{H}$. The measured transformer leakage inductance is 633 nH as indicated in Table 5.4. The difference between the measurements is the primary-referred stray inductance and layout inductance of the secondary rectifier circuit. Referring the value to the secondary side of the transformer gives the result of 13.2 nH .


Figure 5.23: $\mathrm{I}_{\mathrm{SEC}}$ and $\mathrm{V}_{\mathrm{AB}}$ expanded waveforms, rising edge of $\mathrm{I}_{\mathrm{SEC}}$ at 1.5 kW


Figure 5.24: $\mathrm{I}_{\mathrm{SEC}}$ and $\mathrm{V}_{\mathrm{AB}}$ expanded waveforms, falling edge of $\mathrm{I}_{\text {SEC }}$ at 1.5 kW The measured primary voltage switching time from the end of the freewheeling mode to the start of the overlap transient is 16 ns as indicated in Figure 5.23 and is the voltage switching time of the leading leg. Therefore, the dead time needs to be set to at least 16 ns to allow complete zero voltage switching in the leading leg switches. On the other hand, during the overlap transient the secondary current falls to zero in around 30ns as indicated in Figure 5.23, this is the maximum allowed dead time of the leading leg since the incoming transistor must be turned-on to allow $I_{p}$ to reverse. Both conditions are met since the leading leg switches' dead time was set to 18 ns .

The measured primary voltage switching time when it commutes from the power delivery mode to the freewheeling mode is 9 ns as indicated in Figure 5.24. Then, the minimum dead time of the lagging leg needs to be set to at least this value. The condition is met since the dead time was set to 20 ns .

The input voltage, input current, output voltage and output current of the converter were measured to determine its efficiency $\left(E_{f f}\right)$ and total power loss $\left(P_{T}\right)$. The input and output currents were measured using Murata current shunts. Agilent 34401A $61 / 2$ digit multimeters were used to measure the shunt voltages and the input and output voltages. The measured powers and efficiency at 1.5 kW are shown in Table 5.9.

Table 5.9: Converter measured parameters at $1.5 \mathrm{~kW}, 270 \mathrm{~V}-28 \mathrm{~V}$

| Parameter | Value |
| :---: | :---: |
| $\mathrm{P}_{\mathrm{i}}$ | 1627 W |
| $\mathrm{P}_{\mathrm{o}}$ | 1494 W |
| Losses | 133 W |
| Efficiency | $\mathbf{9 1 . 8 \%}$ |

The efficiency is $91.8 \%$ and could be potentially be $92.7 \%$ without the additional losses in the clamp circuit.

The energy losses in the individual components were estimated using the analysis and calculations presented in section 5.4. Table 5.10 presents a summary of the results.

Table 5.10: Summary of losses calculation at $1.5 \mathrm{~kW}, 270 \mathrm{~V}-28 \mathrm{~V}, 1 \mathrm{MHz}$ and ambient temperature $=23^{\circ} \mathrm{C}$

| Circuit | Assumptions | Calculated loss |
| :---: | :---: | :---: |
| Transistors | $R_{D S O N}=0.15 \Omega$ <br> $P_{Q S}=1.2 \mathrm{~W}$ | Total conduction loss $=18.7 \mathrm{~W}$ |
| Transformer |  | Total switching loss $=4.8 \mathrm{~W}$ |
|  |  | Core loss $=6.2 \mathrm{~W}$ |
| Rectifier | $V_{F}=0.67 \mathrm{~V}$ <br> $C_{\text {rect }}=1.2 \mathrm{nF}$ | Total conduction loss $=71.4 \mathrm{~W}$ |
|  | Total switching loss $=9.5 \mathrm{~W}$ |  |
| Output filter | $D C R=600 \mu \Omega$ <br> $A C R=51.4 \mathrm{~m} \Omega$ | Inductor loss $=1.9 \mathrm{~W}$ |
|  | $V_{\text {clamp }}=48 \mathrm{~V}$ | Clamp resistor loss $=14.8 \mathrm{~W}$ |
|  | Total loss $=$ | 149.5 W |
|  |  |  |

The difference between the estimated losses in Table 5.10 and the input-output power measurements in Table 5.9 is 17 W or just over $10 \%$ which is considered to be a good correspondence considering all the potential errors in the component parameters and the potential errors in calculating efficiency from input and output power measurements. The temperature effects and the parasitic elements of the circuit are also potential sources of error.

Figure 5.25 presents a pie-chart of the energy loss distribution from Table 5.10. The conduction loss of the diodes is the dominant loss mechanism followed by the
transformer copper loss and the transistor conduction loss. These three mechanisms represent three quarters of the total loss.


Figure 5.25: GaN power converter loss distribution at $P_{o}=1.5 \mathrm{~kW}, 270 \mathrm{~V}-28 \mathrm{~V}$ The clamp circuit represents $10 \%$ of the loss and this is the cost of controlling the diode voltage transient and oscillations.

The transistors' switching losses contribute only $3 \%$ of the total loss even at 1 MHz , confirming the excellent switching performance of the devices. This indicates the potential to make significant further increases in operating frequency and reduce passive components size.

The transformer losses are dominated by the winding losses resulting in a winding temperature of $130^{\circ} \mathrm{C}$. A more highly interleaved winding would allow these losses to be reduced, but would also reduce the leakage inductance, which is required for zero voltage switching. Improved thermal management is needed to limit the winding temperature, but even so a more radical change in transformer technology may be needed if the frequency is to be increased significantly.

The rectifier losses represent $48 \%$ of the converter losses. This is due to the use of four diodes with effectively two in series with the load current, a centre-tapped secondary winding would allow the number of diodes to be halved, but at the cost of
an increased diode off-state voltage and a more complicated transformer. Furthermore, significant loss reductions could be achieved by replacing the diodes with MOSFETs operating as synchronous rectifiers. For example, a state-of-the-art MOSFET (Infineon IPI041N12N3) rated at $120 \mathrm{~V}, 100 \mathrm{~A}$ has a maximum $R_{D S-O N}$ of $3.8 \mathrm{~m} \Omega$ and could potentially reduce the rectifier conduction power loss from 71.4 W to 10.8 W if a two device synchronous rectifier is used, increasing the efficiency to around $95 \%$.

### 5.7 Impact of the GaN cascode devices

The impact of the GaN cascode devices in comparison with Si can be assessed from two perspectives: considering a converter designed under the same conditions but using Si super junction MOSFETs with a similar $R_{D S-O N}$ and second considering a converter designed to operate with Si devices at lower frequency where the transistor switching losses would be similar to those in the GaN devices at 1 MHz .

### 5.7.1 Analysis considering the use of a similarly rated Si SJ MOSFET under the same operation conditions

The impact of using the Si super junction MOSFET IPP65R125C7 that was characterised in the switching test work described in Chapter 4 instead of the GaN device may be assessed by comparing the switching losses in the two devices under zero-voltage switching. The two devices are assumed to have similar on-state resistances. The zero-voltage switching turn-off losses were calculated by subtracting the capacitive stored energy in the off-state from the measured turn-off loss in the double pulse testing experiments. The results are plotted in Figure 5.26 where a 1 MHz switching frequency was assumed to give a device power loss.

Assuming a turn-off current of 8A, the average loss in the Si device due to switching is 7.2 times the figure in the GaN transistor, which results in an additional loss of 29.7W considering all four transistors, an increase of $22.3 \%$ in the total losses, which would reduce the efficiency from $91.8 \%$ to $90.2 \%$. The significantly increased losses would require a larger heatsink and may also result in an increased junction temperature, which would result in a higher on-state resistance and increased conduction losses.


Figure 5.26: Transphorm GaN cascode transistor vs SJ Si MOSFET effective turn-off power loss under zero voltage switching at $f_{s}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{i}}=270 \mathrm{~V}$,

$$
\mathrm{R}_{\mathrm{G}}=10 \Omega \text { and } \mathrm{V}_{\mathrm{DD}}=6 \mathrm{~V}(\mathrm{GaN}) \text { and } \mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}(\mathrm{Si})
$$

It can be concluded that the silicon design would have increased losses of $22.3 \%$, reducing the efficiency by 1.6 percentage points and a reduced power density due to a larger heatsink.

### 5.7.2 Analysis considering the use of a similarly rated Si SJ MOSFET but operating at lower frequency with similar transistor switching losses

Based on the comparison of losses in Figure 5.26, the Si devices are seen to have 7.2 times the loss of the GaN devices under zero-voltage switching, therefore to have a comparable loss the switching frequency of the silicon design must be reduced by a factor of 7.2. Therefore the impact of designing the converter to operate at 100 kHz is examined in this section.

## Full-bridge board

This would be unchanged since the Si MOSFETs are assumed to have the same package and the same pad assignments. The cooling requirements would be the same as in the GaN converter.

## Transformer

At a much lower frequency a complete re-design of the transformer is needed, which is likely to require a much larger core with increased magnetic area, and/or an
increased number of turns, which is also likely to require a larger core to provide the winding space.

A simple solution that fits the requirements of the hypothetical Si-based converter is to consider an available commercial part with approximately the required rating, the HIMAG 80200P1 transformer. Side by side images of this transformer against the one used in the 1 MHz GaN converter are presented in Figure 5.27 and Figure 5.28 whilst Table 5.11 shows a comparison of the volume envelope and weight.


Figure 5.27: HIMAG vs GaN converter transformer (top view)


Figure 5.28: HIMAG vs GaN converter transformer (side view)

Table 5.11: Weight and volume comparison of the transformer used in the 1 MHz GaN converter and a 100 kHz Si -based converter equivalent transformer

| Characteristic | 1MHz GaN <br> prototype <br> transformer | 100kHz Si <br> equivalent <br> transformer |
| :---: | :---: | :---: |
| Volume $\left(\mathrm{cm}^{3}\right)$ | 27.4 | 65 |
| Weight $(\mathrm{g})$ | 74 | 240 |

The volume of the HIMAG transformer is 2.4 times that of the 1 MHz component whilst the HIMAG transformer is 3.2 times heavier. The increased weight is due to the larger core and also the larger number of turns, which increases the copper weight.

Summarising, high frequency operation results in a significant reduction of volume and weight of the power transformer.

## Rectifier

At 100 kHz the rectifier selection would be unchanged as the key consideration is limiting the conduction loss, however the switching loss associated with the diode output capacitance will reduce in proportion with the reduced frequency. Therefore the rectifier loss will be reduced by $11.5 \%$ or approximately 9 W .

## Output filter

To maintain the same ripple current the inductor value in the 100 kHz converter must be increased by a factor of ten, requiring $4.7 \mu \mathrm{H}$ with an average current capability of 54A. One readily available option is the 310 series power inductor offered by West Coast Magnetics. Its inductance is $7.3 \mu \mathrm{H}$ and it is rated at 55 A and has a DCR of $1.13 \mathrm{~m} \Omega$. Table 5.12 presents a comparison of the volume and weight of this inductor against the one used in the 1 MHz converter.

Table 5.12: Weight and volume comparison of the output filter inductor used in the 1 MHz GaN converter and a 100 kHz Si-based converter equivalent inductor

| Characteristic | 1MHz GaN <br> prototype <br> transformer | $\mathbf{1 0 0 k H z ~ S i}$ <br> equivalent <br> transformer |
| :---: | :---: | :---: |
| Volume $\left(\mathrm{cm}^{3}\right)$ | 6.4 | 104 |
| Weight $(\mathrm{g})$ | 36 | 226 |

The filter inductor volume for the Si-based converter is 16.25 times the volume of the filter inductor used for the GaN-based converter, whilst the weight of the inductor of the Si-based converter is 6.3 times heavier than the one used in the GaN-based converter. Furthermore the larger inductor requires through hole assembly.

To maintain the same output ripple voltage in the 100 kHz converter the filter capacitor value must be increased by a factor of ten. Therefore the minimum required output capacitance is $40 \mu \mathrm{~F}$, which may be provided using nine parallel $4.7 \mu \mathrm{~F}, 2220, \mathrm{X} 7 \mathrm{R}$ ceramic capacitors. This capacitor is 7.5 times bigger in volume than the 1206 ceramic capacitor in the 1 MHz prototype.

## Clamp circuit

The physical size of the clamp circuit will not change significantly at the lower frequency, however the losses will be reduced by approximately a factor of ten.

## Driver

GaN devices have a much lower gate charge than the Si counterparts. For example, the Transphorm GaN cascode device has a gate charge of 6.2 nC whilst the SJ Si MOSFET has a gate charge of 35 nC . The difference directly impacts the driver power loss. The transistor driver circuit power loss $\left(P_{\text {driver }}\right)$ is largely dependent on the gate charge, which must be drawn from the gate circuit power supply every switching cycle, but also includes the internal losses within the driver integrated circuit. Using the information in the gate driver datasheet, the gate driver power loss for the Transphorm device at 1 MHz is 144 mW per device whilst the power loss using the SJ Si MOSFET at 1 MHz is 446 mW per device at the same voltage condition. The SJ Si MOSFET driver loss is 3.1 times higher than the losses in the GaN circuit. Considering the four devices, the total power losses are 576 mW for the GaN switches and 1.78W for the Si SJ MOSFETs.

Whilst this is only a small proportion of the total losses it may have a significant impact on the driver circuit operating temperature, thermal management requirements and possibly reliability.

### 5.7.3 Summary of the comparison and opportunity areas

The comparison of section 5.7.1 showed that using a similarly rate Si SJ MOSFET under the same operating conditions results in an increase of $22.3 \%$ in the total converter losses reducing the power density because of the requirement of a larger heatsink. On the other hand, the analysis of section 5.7 .2 showed that if the Si SJ MOSFET is used in the converter but operating at ten times lower frequency, the transformer would be 2.5 times bigger in volume and 3.2 times heavier, whilst the output filter inductor would be 16.25 times bigger in volume and 6.3 times heavier. Similarly, the output capacitor would be 7.5 bigger in volume in the low frequency converter against the high frequency one. In addition, the use of GaN devices allows a reduction of $67.6 \%$ in the driver loss when compared against a similarly rated Si SJ MOSFET.

This comparison has highlighted the significant impact of GaN technology on power converter design and performance, but also indicates areas for further development. The losses in the GaN transistors in the soft-switching converter are dominated by conduction loss, suggesting that larger area devices with lower on-state resistance may be beneficial and it is anticipated that these will emerge as the technology matures. The secondary rectifier losses are very high in the prototype and a synchronous rectifier circuit using MOSFETs could reduce this significantly, furthermore as the low voltage, high current GaN transistors are developed they may offer the opportunity to reduce synchronous rectifier losses below the level of that in a silicon implementation. Making further increases in switching frequency appears to be quite viable from a semiconductor perspective, but is likely to create significant challenges for the magnetic components such as increased losses and more complex thermal management if their size is to be reduced, alternative component topologies and improved thermal management are likely to be needed. The parasitic oscillations in the secondary circuit of the phase-shift controlled converter topology used in this work are likely to become more problematic at higher operating frequencies and an alternative converter circuit may be a better option, for example a resonant topology or one which provides soft-switching of the rectifier diodes.

### 5.8 Summary

This Chapter presented the design and implementation of a $270 \mathrm{~V}-28 \mathrm{~V}, 1.5 \mathrm{~kW}$, 1 MHz , phase-shifted, full-bridge isolated converter. This converter uses ZVS during turn-on allowing full advantage to be taken of the very low turn-off loss of the GaN cascode devices.

The converter includes four Transphorm GaN cascode devices and a planar transformer which allows a compact design. The rectifier is formed with four Schottky diodes. The gate driver circuit was designed to generate a positive voltage for turn-on and a negative voltage for turn-off to avoid shoot through issues in the leg circuit. A secondary-side clamp circuit is used to limit the parasitic voltage oscillations across the rectifier circuit, but at the cost of additional power losses.

The converter was tested at $1.5 \mathrm{~kW}, 1 \mathrm{MHz}$ and its main waveforms are shown. An analysis of the losses in the converter showed good agreement with the efficiency measurements. The measured efficiency was $91.8 \%$, it may be improved by implementing synchronous rectification and by circuit optimisation. The efficiency of a typical DC-DC converter for aerospace applications is in the order of $90 \%$ due to the high switching and conduction energy losses of the Si switches, [187].

The analysis showed that the transistor conduction losses were much more significant than the switching loss. The transistor switching losses accounted for $3 \%$ of the total power losses while the conduction losses are around $13 \%$ of the total loss.

The impact of the GaN cascode devices in the converter is analysed from two perspectives: considering a converter under the same operating conditions but using Si devices and second considering a converter operating at lower frequency but with similar transistor switching losses. The first analysis revealed that the efficiency of the converter will drop by at least 1.6 percentage points if SJ Si MOSFETs are used. The second analysis shows that the same converter implemented using SJ Si MOSFETs at 100 kHz would require a planar transformer which is 2.4 times bigger and 3.2 times heavier than the transformer of the 1 MHz GaN -based converter. The analysis also showed that the output filter size would increase significantly having the output filter 16.25 times the volume of the filter inductor in the GaN converter
and being 6.3 times heavier. The increased size and weight of the magnetic components is likely to have a significant impact on the converter overall since these components can account for $30-40 \%$ of a converter's weight. The output filter capacitor volume is increased 7.5 times. The use of GaN devices also affects the driver power loss. The losses are $68 \%$ lower using GaN devices than using a state-of-the-art SJ Si MOSFET.

One of the key challenges of using the GaN switching devices is dealing with the high-switching speed; taking advantage of the switching speed to reduce loss, but minimising parasitic oscillations and voltage overshoots. Very compact layout design is required to limit parasitic elements, however this is made difficult by the need for high current connections and excellent thermal paths. The high switching speed of the devices also affects the drivers' design since gate waveforms may be easily corrupted by parasitic capacitive coupling or common source inductance coupling. Low impedance drive circuits are needed with a reverse bias in the off-state.

Further increases in the operating frequency of the converter are thought to be possible, although this is likely to be particularly challenging for the magnetic component design. Reducing the rectifier losses should be a high priority in the next stages of the converter prototype development and solutions based on the synchronous rectifier concept would seem to be particularly attractive.

## Chapter 6: Conclusions

### 6.1 Introduction

This Chapter presents a summary of the findings of the research work and the conclusions derived from them. The final remarks are presented. The achievements and contributions are highlighted and the research opportunities are listed. The overall conclusions of the research are presented at the end of the Chapter.

### 6.2 Thesis summary

## Cascode device simple model

A simple model of the cascode structure was developed to understand the switching energy processes and to predict the turn-off and turn-on energy losses. The model considers the parasitic capacitance and transconductance of the devices as constant and neglects the parasitic inductance.

The turn-off and turn-on switching processes are divided into four sub-stages. Laplace and time domain equations are generated for each sub-stage which can be easily used to obtain plots of the switching transients. The proposed model can be used for leg arrangements comprising a single cascode device and freewheeling diode or two cascode devices in a leg by obtaining an equivalent capacitance of the freewheeling body diode.

The model is validated against practical measurements. It accurately predicts the switching speed of the main current and voltage waveforms and generates very similar power plots during the switching transients when compared against those obtained experimentally. The predicted energy losses were up to $13 \%$ lower than measurements in an arrangement of a cascode device along with a SiC diode. The maximum discrepancy with experimental measurement was $10 \%$ when predicting the switching energy losses of two GaN cascode devices in an inverter leg configuration using an experimental $Q_{r r}$ value at the particular operating conditions.

The model reveals that most of the turn-off energy is stored in the device output capacitance and later dissipated during turn-on. The cascode device turn-off mechanism generates very low losses because the channel switches under low
voltage conditions. The turn-on loss mechanism is very similar to the one observed in a Si MOSFET where the current switches under high-voltage conditions and the voltage switches under high-current conditions. The high speed switching transitions of the GaN device result in lower turn-on loss than in its Si counterpart.

Since the turn-off loss is very low, the cascode device is a good candidate for use in soft-switching converter topologies presenting ZVS during turn-on.

## Practical testing of GaN cascode devices

A DPT was used to evaluate the switching characteristics of two super junction Si MOSFETs and a Transphorm GaN cascode device. The measured switching times of the GaN cascode were shorter than those measured in the Si MOSFETs. The turn-off switching speed of the GaN device was largely independent of the driver parameters such as driver voltage and gate resistor whilst the turn-on switching speed does depend on these parameters.

The body diode of the Transphorm device is evaluated against an equivalent SiC diode. The results show that the cascode device body diode has higher conduction loss at high current and three times higher $Q_{r r}$ when compared against a similarly rated SiC device. Therefore, higher switching losses during turn-on are expected when a GaN device body diode is used as the freewheeling path instead of a SiC diode.

The switching energy losses of different device arrangements were evaluated and compared. The measurements show that the GaN cascode device along with a SiC diode presents the lowest losses of all the arrangements, but may require the addition of a series Schottky diode to suppress the body diode of the cascode device in some circuit applications. Two GaN cascode devices in an inverter leg configuration had $50 \%$ higher losses than the single GaN device arrangement, but the losses still are up to $26 \%$ lower than the best Si MOSFET along with a SiC diode. The use of two GaN cascode devices in an inverter leg could offer a highly efficient circuit with very low component count compared with a Si alternative. The simple addition of an antiparallel SiC diode to a GaN cascode device in the inverter leg configuration only slightly reduces the energy loss at high current.

The measurements verify that low turn-off loss is obtained using cascode devices.

The conclusions based on the Transphorm devices were confirmed by tests on a similar part from GaN Systems.

## GaN power converter

A $270 \mathrm{~V}-28 \mathrm{~V}, 1.5 \mathrm{~kW}$ and 1 MHz phase-shifted full-bridge isolated converter was implemented using four Transphorm GaN cascode devices. A clamp circuit was used to limit the rectifier oscillations but at the cost of increasing the power loss of the converter. The transistor switching losses represent only $3 \%$ of the total converter losses. The measured efficiency was $91.8 \%$.

The prototype demonstrates the feasibility of implementing high-frequency converters using the emerging GaN devices and indicates the potential benefits. An equivalent Si-based converter switching at the same frequency as the GaN prototype would increase the converter loss by at least $22 \%$ requiring improvements in the thermal management to achieve the same temperature, operating range and thermal performance. The study also showed that a Si-based converter switching ten times slower than the GaN converter, (a common switching frequency for the topology using Si switches) will need a transformer that is 2.4 times bigger and 3.2 times heavier; furthermore, the required output filter inductor would be 16.25 times bigger and 6.3 times heavier.

The GaN devices allow converter efficiency to be significantly increased if operating at similar switching frequency or a system volume reduction if operating at higher switching frequency.

Also, the GaN devices allow a reduction of $68 \%$ in the driver power loss with respect to its equivalent Si counterpart when switching at the same frequency.

### 6.3 Contributions of the research work

## Cascode device simple model

A new simple model of the cascode configuration makes possible a more convenient balance between simplicity and accuracy than current models provide. The model can be easily applied to a single GaN device along with a SiC diode and also to the inverter leg configuration formed by two cascode devices which is not considered in other models.

The model allows the quick prediction of the turn-off and turn-on energy loss using device datasheet data with variations of less than $20 \%$ against practical measurements.

The model generates time-domain equations that can be used to generate plots of the cascode main waveforms and has proved to be useful in explaining the energy interactions within the devices. The advantage of using the cascode configuration in soft-switching converter topologies is another conclusion arising from the simple model.

## Demonstration of the effect of driving parameters and operating conditions on the switching speed and energy loss

Extensive testing using two different cascode devices in an inverter leg configuration demonstrates the influence of the gate resistor, driver voltage, operating current and operating voltage on the switching speed and switching losses confirming the model predictions. Previous studies considered a single device with a SiC diode.

## Demonstration of the feasibility of using two GaN cascode devices in an inverter leg configuration

The benefits of operating two GaN cascode devices in an inverter leg configuration are quantified and compared with other device combinations for the first time. The experimental work demonstrated that this operating mode allows a reduction of the device count from six to two components and a reduction of the switching energy loss of at least $17 \%$ at high current operation when compared with a silicon alternative. Furthermore, the addition of an anti-parallel SiC diode to the GaN cascode device allows a loss reduction of over $40 \%$ with the same number of components as a silicon design.

## GaN power converter demonstration

A $270 \mathrm{~V}-28 \mathrm{~V}, 1.5 \mathrm{~kW}$, phase-shifted full-bridge isolated buck converter using GaN devices and switching at 1 MHz has been demonstrated for the first time. The measured efficiency was $>91 \%$. The operating frequency represents a ten times increase with respect to most recent publications using this topology. The high operating frequency was achieved thanks to the superior switching characteristics of the GaN cascode devices.

As a result of the increased switching frequency, a reduction of $58 \%$ in volume and $69 \%$ in weight is achieved in the converter transformer when compared against estimations of an equivalent Si-based converter operating at 100 kHz . Similarly, the output filter inductor volume is reduced $94 \%$ whilst the weight is reduced $84 \%$. The savings are likely to have a large impact at equipment level since the magnetic components account for $30-40 \%$ of the total converter component weight.

The design and testing of the converter showed the benefits and challenges of using GaN devices at converter level. The study demonstrates that GaN cascode devices are well suited for soft-switching converters allowing operating frequencies not possible with current Si-based devices.

### 6.4 Research opportunities

## Current collapse measurement

Current collapse measurement circuits could be improved through improvements in its clamp circuit which limits the time to obtain data.

## GaN devices packaging

Current GaN devices mainly use traditional Si device packages. These packages can add significant parasitic inductance to the different circuit loops generating oscillations, under-shoots and over-shoots which may limit the performance of the devices. New low impedance packages need to be developed to take full advantage of the characteristics of GaN devices and which also provide improved thermal management. The monolithic integration of drivers and power devices would be a useful area of development.

## Synchronous rectification using GaN devices

The efficiency of the converter presented on this research work could be significantly improved by using a synchronous rectification scheme. Emerging high-current, low on-state resistance GaN devices could be used to show the additional benefits of using these devices in a high current converter.

## Magnetic components for high frequency applications

Whilst GaN devices provide the opportunity to increase operating frequencies and reduce passive component size, limitations are likely to occur in traditional magnetic component topologies using existing materials. New low-loss core materials and new methods to improve the thermal management of magnetic devices are required to gain maximum benefit of the increased operating frequency.

## EMC implications of the usage of GaN devices

GaN devices can achieve very high switching speeds reducing the switching energy loss. However, the effect of the circuit parasitic elements is magnified resulting in signal oscillations accompanied by over and undershoots that generate undesirable electromagnetic emissions. In addition, sharper voltage and current edges are produced generating more electromagnetic emissions. Construction methods and design techniques are required to manage the EMC issues effectively.

### 6.5 Conclusion

GaN devices have superior switching characteristics to silicon technology, offering the opportunity to reduce circuit losses and/or make a step increase in operating frequency. As a result equipment size could be significantly reduced through smaller heatsinks and/or smaller passive components.

The migration to this new technology poses many challenges with regard to understanding the behaviour of the new devices and the most effective way of using them. This research has contributed to the modelling and analysis of the cascode connection, providing a basis for converter design and has quantified the potential impact of the technology through the development of a $1.5 \mathrm{~kW}, 1 \mathrm{MHz}$ demonstrator.

### 6.6 Publications

A conference paper was published based in Chapters 3 and 4. The details of the publication and its abstract are presented next:

- L. C. Murillo Carrasco and A.J. Forsyth, "Energy analysis and performance evaluation of GaN cascode switches in an inverter leg configuration," in Applied Power Electronics Conference and Exposition (APEC), 2015 IEEE, 2015, pp. 2424-2431.

This paper presents an analysis of the energy loss distribution in a cascode array and a study of the behaviour of two GaN cascode devices in an inverter leg configuration. A simple model of the cascode connection is developed to get estimations of energy losses and its accuracy is validated through experimental measurements using a Double Pulse Tester (DPT). The simple model is then applied to analyse the energy loss distribution between the two devices within the cascode switch during turn-off and turn-on. The analysis shows that most of the energy involved in the turn-off process is stored and that most of the energy is dissipated in the GaN HEMT during turn-on. The results are compared against other device combinations including silicon super junction technology. The analysis shows that two GaN cascode devices in an inverter leg configuration represent an improvement over the Si MOSFET plus SiC diode combinations reducing the energy losses up to 26 percent at high current conditions and eliminating the requirement for body diode suppression and the use of an external SiC diode. The switching losses of a single GaN device and SiC diode were shown to be 40 percent lower than the latest generation super junction Si MOSFET.

## References

[1] N. Shah. (2013, 18/06/2015). Halving global CO2 by 2050: technologies and costs. [Online]. Available: http://www.imperial.ac.uk/media/imperial-college/grantham-institute/public/publications/collaborative-publications/ Halving-global-CO2-by-2050---technologies-and-costs---Imperial-CollegeLondon.pdf
[2] A. Adonis. (2009, 18/06/2015). Low Carbon Transport: A Greener Future. [Online]. Available: https://www.gov.uk/government/uploads/system/ uploads/attachment data/file/228897/7682.pdf
[3] M. Van der Hoeven. (2014, 18/16/2015). CO2 emissions from fuel combustion highlights. IEA Statistics [Online]. Available: https://www.iea.org/publications/freepublications/publication/CO2Emissions FromFuelCombustionHighlights2014.pdf
[4] EIA. (18/06/2015). EIA. Projected world electricity generation from 2010 to 2040, by energy source (in trillion kilowatt hours). [Online]. Available: http://www.statista.com/statistics/238610/projected-world-electricity-generation-by-energy-source/
[5] A. Hensel, C. Wilhelm, and D. Kranzer, "Application of a new 600 V GaN transistor in power electronics for PV systems," in Power Electronics and Motion Control Conference (EPE/PEMC), 2012 15th International, 2012, pp. DS3d.4-1-DS3d.4-5.
[6] P. Mohanty, G. Bhuvaneswari, and R. Balasubramanian, "On-field performance assessment of power converters of solar PV system under different operating conditions," in India Conference (INDICON), 2011 Annual IEEE, 2011, pp. 1-5.
[7] F. Blaabjerg, M. Liserre, and K. Ma, "Power electronics converters for wind turbine systems," in Energy Conversion Congress and Exposition (ECCE), 2011 IEEE, 2011, pp. 281-290.
[8] B. Sarlioglu and C. Morris, "More Electric Aircraft - Review, Challenges and Opportunities for Commercial Transport Aircraft," Transportation Electrification, IEEE Transactions on, vol. PP, pp. 1-1, 2015.
[9] Y. Oonishi, A. Ooi, and T. Shimatou. (2010, 19/06/2015). Superjunction MOSFET. [Online]. Available: http://www.fujielectric.com/company/tech/ pdf/56-02/FER-56-2-065-2010.pdf
[10] A. Q. Huang, "New unipolar switching power device figures of merit," IEEE Electron Device Letters, vol. 25, pp. 298-301, 2004.
[11] N. Kaminski, "State of the art and the future of wide band-gap devices," in Power Electronics and Applications, 2009. EPE '09. 13th European Conference on, 2009, pp. 1-9.
[12] A. Lidow. (2011, 19/06/2015). Is it the End of the Road for Silicon in Power Conversion? [Online]. Available: http://epc-co.com/epc/ Portals/0/epc/documents/product-training/Appnote_Si endofroad.pdf
[13] T. McDonald. (2009, 19/06/2015). GaN Based Power Technology Stimulates Revolution in Conversion Electronics. [Online]. Available: http://www.irf.com/pressroom/articles/602bps0904.pdf
[14] M. Inada, et al., "Low Specific On-Resistance AlGaN/GaN HEMT on Sapphire Substrate," in 2006 IEEE International Symposium on Power Semiconductor Devices and IC's, 2006, pp. 1-4.
[15] M. Ostling, R. Ghandi, and C. M. Zetterling, "SiC power devices - Present status, applications and future perspective," in Power Semiconductor Devices and ICs (ISPSD), 2011 IEEE 23rd International Symposium on, 2011, pp. 10-15.
[16] B. Ozpineci and L. Tolbert. (2011, 09/02/2016). Silicon Carbide: Smaller, Faster, Tougher. IEEE SPECTRUM. Available: http://spectrum.ieee.org/ semiconductors/materials/silicon-carbide-smaller-faster-tougher
[17] Wolfspeed. (2016, 09/02/2016). SiC Schottky Diodes [Online]. Available: http://www.wolfspeed.com/power/products/sic-schottky-diodes/table
[18] EPC. (24/07/2015). Fast just got faster blog - Technical Characteristics of GaN and SiC [Online]. Available: http://epc-co.com/ epc/CEOInsights/FastJustGotFasterBlog/December2013.aspx
[19] M. Amorim Fraga, M. Bosi, and M. Negri, "Silicon Carbide in Microsystem Technology - Thin Film Versus Bulk Material," in Advanced Silicon Carbide Devices and Processing, S. Saddow, 2015.
[20] P. Srivastava, et al., "Record Breakdown Voltage (2200 V) of GaN DHFETs on Si With 2- $\mu \mathrm{m}$ Buffer Thickness by Local Substrate Removal," Electron Device Letters, IEEE, vol. 32, pp. 30-32, 2011.
[21] Infineon. (24/07/2015). Infineon Succeeds in Producing Chips on New 300-Millimeter Thin Wafer Technology for Power Semiconductors [Online]. Available: http://www.infineon.com/cms/en/about-infineon/press/press-releases/2011/INFXX201110-002.html
[22] J. Millan, P. Godignon, X. Perpina, A. Perez-Tomas, and J. Rebollo, "A Survey of Wide Bandgap Power Semiconductor Devices," Power Electronics, IEEE Transactions on, vol. 29, pp. 2155-2163, 2014.
[23] B. De Jaeger, et al., "Au-free CMOS-compatible AlGaN/GaN HEMT processing on 200 mm Si substrates," in Power Semiconductor Devices and ICs (ISPSD), 2012 24th International Symposium on, 2012, pp. 49-52.
[24] M. Ishida, T. Ueda, T. Tanaka, and D. Ueda, "GaN on Si Technologies for Power Switching Devices," Electron Devices, IEEE Transactions on, vol. 60, pp. 3053-3059, 2013.
[25] S. Lenci, et al., "Au-Free AlGaN/GaN Power Diode on 8-in Si Substrate With Gated Edge Termination," Electron Device Letters, IEEE, vol. 34, pp. 1035-1037, 2013.
[26] Avogy. (2013, 21/07/2015). Overview [Online]. Available: http://www.avogy.com/index.php/technology/overview
[27] EPC. (2015, 10/02/2016). Efficient Power Conversion (EPC) Introduces Enhancement Mode 450V Gallium Nitride Power Transistors for High Frequency Applications [Online]. Available: http://epc-co.com/ epc/EventsandNews/News/ArtMID/1627/ArticleID/1618/Efficient-Power-Conversion-EPC-Introduces-Enhancement-Mode-450-V-Gallium-Nitride-Power-Transistors-for-High-Frequency-Applications-.aspx
[28] EPC. (2016, 10/02/2016). Products [Online]. Available: http://epcco.com/epc/Products/eGaNFETs.aspx
[29] EPC. (2016, 10/02/2016). Publications [Online]. Available: http://epcco.com/epc/Products/Publications.aspx
[30] EPC. (2015, 17/07/2015). GaN Market [Online]. Available: http://epcco.com/epc/Markets.aspx
[31] GaN Systems. (2016, 10/02/2016). Transistors [Online]. Available: http://www.gansystems.com/trans-temp.php
[32] GaN Systems. (2016, 10/02/2016). Island Technology [Online]. Available: http://www.gansystems.com/island technology new.php
[33] GaN Systems. (2015, 17/07/2015). Applications [Online]. Available: http://www.gansystems.com/applications new.php
[34] Infineon. (17/07/2015). GaN Target Applications [Online]. Available: http://www.infineon.com/cms/en/product/promopages/gallium-nitride/\#gan-in-the-applications
[35] Panasonic. (17/07/2015). GaN Power Devices. Available: http://www.semicon.panasonic.co.jp/en/products/powerics/ganpower/
[36] Transphorm. (2016, 10/02/2016). Products [Online]. Available: http://www.transphormusa.com/products
[37] Transphorm. (2016, 10/02/2016). Publications [Online]. Available: http://www.transphormusa.com/publications
[38] Avogy. (2016, 10/02/2016). Vertical GaN - the power conversion platform of choice [Online]. Available: http://avogy.com/technology/
[39] Cambridge Electronics. (2016, 10/02/2016). Products [Online]. Available: http://www.gantechnology.com/products.html
[40] EXAGAN. (2016, 10/02/2016). G-FET family [Online]. Available: http://www.exagan.com/en/products/gfet-family/
[41] EXAGAN. (2016, 10/02/2016). EXAGAN'S VISION [Online]. Available: http://www.exagan.com/en/company/vision/
[42] Fujitsu. (2013, 10/02/2016). Transphorm and Fujitsu to Integrate GaN Power Device Businesses [Online]. Available: http://www.fujitsu.com/ global/about/resources/news/press-releases/2013/1128-04.html
[43] MicroGaN. (2016, 10/02/2016). MicroGaN High Voltage Devices [Online]. Available: http://www.microgan.com/index.php?site=products\&section= devices
[44] POWDEC. (2013, 10/02/2016). POWDEC soon to realize breakthrough GaN power transistor [Online]. Available: http://www.powdec.co.jp/business/ study/file/Powdec-20131003e.pdf
[45] RFMD. (2016, 17/02/2016). GaN Power Conversion Devices [Online]. Available: https://www.rfmd.com/product-category/gan-power-conversiondevices
[46] Transphorm. (2012, 10/02/2016). Transphorm Raises $\$ 35$ Million in Financing to Bringe Breakthrough Energy Efficiency Technology to Mass Adoption [Online]. Available: http://www.transphormusa.com/sites/default/ files/transphorm/news/Transphorm\%20Series\%20E\%20final 0.pdf
[47] ST Microelectronics. (2014, 10/02/2016). STMicroelectronics and Velox Semiconductor to Launch GaN Schottky Diodes for Power Applications [Online]. Available: http://investors.st.com/phoenix.zhtml?c=111941 \& $\mathrm{p}=$ irol-newsArticle\&ID=929953\&highlight=
[48] A. Lidow, J. Strydom, M. De Rooij, and Y. Ma, "Basic GaN FET Structure," in GaN Transistors for Efficient Power Conversion, S. Davis, First Edition, 2012, p. 6.
[49] W. Saito, Y. Takada, M. Kuraguchi, K. Tsuda, and I. Omura, "Recessed-gate structure approach toward normally off high-Voltage AlGaN/GaN HEMT for power electronics applications," Electron Devices, IEEE Transactions on, vol. 53, pp. 356-362, 2006.
[50] C. Yong, Z. Yugang, L. Kei May, and K. J. Chen, "Control of Threshold Voltage of AlGaN/GaN HEMTs by Fluoride-Based Plasma Treatment: From

Depletion Mode to Enhancement Mode," Electron Devices, IEEE Transactions on, vol. 53, pp. 2207-2215, 2006.
[51] T. Palacios, et al., "High-performance E-mode AlGaN/GaN HEMTs," Electron Device Letters, IEEE, vol. 27, pp. 428-430, 2006.
[52] T. Mizutani, M. Ito, S. Kishimoto, and F. Nakamura, "AlGaN/GaN HEMTs With Thin InGaN Cap Layer for Normally Off Operation," Electron Device Letters, IEEE, vol. 28, pp. 549-551, 2007.
[53] X. Hu, et al., "Enhancement mode AlGaN/GaN HFET with selectively grown pn junction gate," Electronics Letters, vol. 36, pp. 753-754, 2000.
[54] Y. Uemoto, et al., "Gate Injection Transistor (GIT)- A Normally-Off AlGaN/GaN Power Transistor Using Conductivity Modulation," Electron Devices, IEEE Transactions on, vol. 54, pp. 3393-3399, 2007.
[55] M. Kanamura, et al., "Enhancement-Mode GaN MIS-HEMTs With n-GaN/i-AlN/n-GaN Triple Cap Layer and High-k Gate Dielectrics," Electron Device Letters, IEEE, vol. 31, pp. 189-191, 2010.
[56] T. Oka and T. Nozawa, "AlGaN/GaN Recessed MIS-Gate HFET With High-Threshold-Voltage Normally-Off Operation for Power Electronics Applications," Electron Device Letters, IEEE, vol. 29, pp. 668-670, 2008.
[57] W. Hanxing, A. M. H. Kwan, J. Qimeng, and K. J. Chen, "A GaN Pulse Width Modulation Integrated Circuit for GaN Power Converters," Electron Devices, IEEE Transactions on, vol. 62, pp. 1143-1149, 2015.
[58] N. Kaminski and O. Hilt, "SiC and GaN devices - wide bandgap is not all the same," Circuits, Devices \& Systems, IET, vol. 8, pp. 227-236, 2014.
[59] L. Jae-Hoon, P. Chanho, I. Ki-Sik, and L. Jung-Hee, "AlGaN/GaN-Based Lateral-Type Schottky Barrier Diode With Very Low Reverse Recovery Charge at High Temperature," Electron Devices, IEEE Transactions on, vol. 60, pp. 3032-3039, 2013.
[60] S.-C. Lee, et al., "High breakdown voltage GaN Schottky barrier diode employing floating metal rings on $\mathrm{AlGaN} / \mathrm{GaN}$ hetero-junction," in Power Semiconductor Devices and ICs, 2005. Proceedings. ISPSD '05. The 17th International Symposium on, 2005, pp. 247-250.
[61] W. Lim, et al., "Temperature dependence of current-voltage characteristics of Ni-AlGaN/GaN Schottky diodes," Applied Physics Letters, vol. 97, p. 242103, 2010.
[62] A. P. Zhang, et al., "Lateral AlxGa1-xN power rectifiers with 9.7 kV reverse breakdown voltage," Applied Physics Letters, vol. 78, pp. 823-825, 2001.
[63] E. Bahat-Treidel, et al., "Fast-Switching GaN-Based Lateral Power Schottky Barrier Diodes With Low Onset Voltage and Strong Reverse Blocking," Electron Device Letters, IEEE, vol. 33, pp. 357-359, 2012.
[64] Y.-M. Hsin, T.-Y. Ke, G.-Y. Lee, J.-I. Chyi, and H.-C. Chiu, "A 600 V $\mathrm{AlGaN} / \mathrm{GaN}$ Schottky barrier diode on silicon substrate with fast reverse recovery time," physica status solidi (c), vol. 9, pp. 949-952, 2012.
[65] E. B. Treidel, O. Hilt, A. Wentzel, J. Würfl, and G. Tränkle, "Fast GaN based Schottky diodes on $\operatorname{Si}(111)$ substrate with low onset voltage and strong reverse blocking," physica status solidi (c), vol. 10, pp. 849-852, 2013.
[66] A. Kamada, K. Matsubayashi, A. Nakagawa, Y. Terada, and T. Egawa, "High-Voltage AlGaN/GaN Schottky Barrier Diodes on Si Substrate with Low-Temperature GaN Cap Layer for Edge Termination," in Power Semiconductor Devices and IC's, 2008. ISPSD '08. 20th International Symposium on, 2008, pp. 225-228.
[67] L. Yi-Wei, L. Yu-Syuan, Y. Jui-Ming, C. Chih-Hsuan, and S. S. H. Hsu, "AlGaN/GaN Schottky Barrier Diodes on Silicon Substrates With Selective Si Diffusion for Low Onset Voltage and High Reverse Blocking," Electron Device Letters, IEEE, vol. 34, pp. 981-983, 2013.
[68] K. Young Shil, H. Min Woo, K. Min Ki, and H. Min Koo, "AlGaN/GaN Schottky Barrier Diode on Si Substrate Employing NiO x /Ni/Au Contact," Japanese Journal of Applied Physics, vol. 51, p. 09MC01, 2012.
[69] T. Boles, et al., ">1200 V GaN-on-silicon Schottky diode," physica status solidi (c), vol. 10, pp. 835-839, 2013.
[70] Z. Mingda, et al., "1.9-kV AlGaN/GaN Lateral Schottky Barrier Diodes on Silicon," Electron Device Letters, IEEE, vol. 36, pp. 375-377, 2015.
[71] P. Kiyeol, P. Younghwan, H. Shinwhan, J. Woochul, and L. Junghee, " 1 kV AlGaN/GaN power SBDs with reduced on resistances," in Power Semiconductor Devices and ICs (ISPSD), 2011 IEEE 23rd International Symposium on, 2011, pp. 223-226.
[72] L. Jae-Gil, P. Bong-Ryeol, C. Chun-Hyung, S. Kwang-Seok, and C. Ho-Young, "Low Turn-On Voltage AlGaN/GaN-on-Si Rectifier With Gated Ohmic Anode," Electron Device Letters, IEEE, vol. 34, pp. 214-216, 2013.
[73] Z. Qi, et al., "Over 1.1 kV breakdown low turn-on voltage GaN-on-Si power diode with MIS-Gated hybrid anode," in Power Semiconductor Devices \& IC's (ISPSD), 2015 IEEE 27th International Symposium on, 2015, pp. 369-372.
[74] W. Chen, K.-Y. Wong, W. Huang, and K. J. Chen, "High-performance AlGaN/GaN lateral field-effect rectifiers compatible with high electron mobility transistors," Applied Physics Letters, vol. 92, p. 253501, 2008.
[75] S. Hashimoto, Y. Yoshizumi, T. Tanabe, and M. Kiyama, "High-purity GaN epitaxial layers for power devices on low-dislocation-density GaN substrates," Journal of Crystal Growth, vol. 298, pp. 871-874, 2007.
[76] A. M. Ozbek and B. J. Baliga, "Planar Nearly Ideal Edge-Termination Technique for GaN Devices," Electron Device Letters, IEEE, vol. 32, pp. 300-302, 2011.
[77] W. Yaqi, et al., "Ultra-low leakage and high breakdown Schottky diodes fabricated on free-standing GaN substrate," Semiconductor Science and Technology, vol. 26, p. 022002, 2011.
[78] A. P. Zhang, et al., "Vertical and lateral GaN rectifiers on free-standing GaN substrates," Applied Physics Letters, vol. 79, pp. 1555-1557, 2001.
[79] I. C. Kizilyalli, A. P. Edwards, N. Hui, D. Disney, and D. Bour, "High Voltage Vertical GaN p-n Diodes With Avalanche Capability," Electron Devices, IEEE Transactions on, vol. 60, pp. 3067-3070, 2013.
[80] Z. Yuhao, et al., "GaN-on-Si Vertical Schottky and p-n Diodes," Electron Device Letters, IEEE, vol. 35, pp. 618-620, 2014.
[81] Powdec. (2010, 06/08/2015). Powdec Announces Next Generation Gallium Nitride $600 \quad V \quad$ Schottky Diode [Online]. Available: http://www.powdec.co.jp/news/file/Powdec-20101130e.pdf
[82] G. Meneghesso, F. Rampazzo, P. Kordos, G. Verzellesi, and E. Zanoni, "Current Collapse and High-Electric-Field Reliability of Unpassivated GaN/AlGaN/GaN HEMTs," Electron Devices, IEEE Transactions on, vol. 53, pp. 2932-2941, 2006.
[83] H. Huolin, Y. C. Liang, G. S. Samudra, C. Ting-Fu, and H. Chih-Fang, "Effects of Gate Field Plates on the Surface State Related Current Collapse in AlGaN/GaN HEMTs," Power Electronics, IEEE Transactions on, vol. 29, pp. 2164-2173, 2014.
[84] J. Joh, N. Tipirneni, S. Pendharkar, and S. Krishnan, "Current collapse in GaN heterojunction field effect transistors for high-voltage switching applications," in Reliability Physics Symposium, 2014 IEEE International, 2014, pp. 6C.5.1-6C.5.4.
[85] W. Maojun, et al., "Investigation of Surface- and Buffer-Induced Current Collapse in GaN High-Electron Mobility Transistors Using a Soft Switched Pulsed I-V Measurement," Electron Device Letters, IEEE, vol. 35, pp. 1094-1096, 2014.
[86] T. Mizutani, Y. Ohno, M. Akita, S. Kishimoto, and K. Maezawa, "A study on current collapse in AlGaN/GaN HEMTs induced by bias stress," Electron Devices, IEEE Transactions on, vol. 50, pp. 2015-2020, 2003.
[87] J. Jungwoo and J. A. del Alamo, "Mechanisms for Electrical Degradation of GaN High-Electron Mobility Transistors," in Electron Devices Meeting, 2006. IEDM '06. International, 2006, pp. 1-4.
[88] L. Ma, et al., "Trap-Related Current Collapse Effects in GaN HEMTs," in Electron Devices and Solid-State Circuits, 2005 IEEE Conference on, 2005, pp. 795-798.
[89] R. Vetury, N. Q. Zhang, S. Keller, and U. K. Mishra, "The impact of surface states on the DC and RF characteristics of AlGaN/GaN HFETs," Electron Devices, IEEE Transactions on, vol. 48, pp. 560-566, 2001.
[90] T. Zhikai, et al., "High-Voltage (600-V) Low-Leakage Low-Current-Collapse AlGaN/GaN HEMTs with AlN/SiNx Passivation," Electron Device Letters, IEEE, vol. 34, pp. 366-368, 2013.
[91] T. Kawanago, et al., "Gate Technology Contributions to Collapse of Drain Current in AlGaN/GaN Schottky HEMT," Electron Devices, IEEE Transactions on, vol. 61, pp. 785-792, 2014.
[92] W. Saito, et al., "On-Resistance Modulation of High Voltage GaN HEMT on Sapphire Substrate Under High Applied Voltage," Electron Device Letters, IEEE, vol. 28, pp. 676-678, 2007.
[93] A. Koudymov, V. Adivarahan, J. Yang, G. Simin, and M. A. Khan, "Mechanism of current collapse removal in field-plated nitride HFETs," Electron Device Letters, IEEE, vol. 26, pp. 704-706, 2005.
[94] N. Ikeda, et al., "High power AlGaN/GaN HFET with a high breakdown voltage of over 1.8 kV on 4 inch Si substrates and the suppression of current collapse," in Power Semiconductor Devices and IC's, 2008. ISPSD '08. 20th International Symposium on, 2008, pp. 287-290.
[95] J. A. Croon, G. A. M. Hurkx, J. J. T. M. Donkers, and J. Sonsky, "Impact of the backside potential on the current collapse of GaN SBDs and HEMTs," in Power Semiconductor Devices \& IC's (ISPSD), 2015 IEEE 27th International Symposium on, 2015, pp. 365-368.
[96] U. Mishra and W. Yifeng. (2013, August 2013) High Voltage Gallium Nitride Devices for Inverters. Power Electronics Europe. 22-23. Available: http://www.power-mag.com/pdf/issuearchive/63.pdf
[97] M. Yanping. (2011, 11/08/2015). EPC GaN Transistor Application Readiness: Phase Three Testing [Online]. Available: http://epc-co.com/epc/Portals/0/epc/documents/product-training/EPC Phase Three Rel Report.pdf
[98] Keysight Technologies. (12/08/2015). B1505A Power Device Analyzer / Curve Tracer [Online]. Available: http://www.keysight.com/en/pd-1480796-pn-B1505A/power-device-analyzer-curve-tracer?\&cc=GB\&lc=eng
[99] Keysight Technologies. (12/08/2015). Keysight Technologies N1267A HVSMU/HCSMU Fast Switch - Dynamic ON-Resistance Measurement in GaN FET [Online]. Available: http://literature.cdn.keysight.com/litweb/ pdf/B1505-90110.pdf?id=2384324
[100] J. Joh, J. A. del Alamo, and J. Jimenez, "A Simple Current Collapse Measurement Technique for GaN High-Electron Mobility Transistors," Electron Device Letters, IEEE, vol. 29, pp. 665-667, 2008.
[101] J. Everts, et al., "A Hard Switching VIENNA Boost Converter for Characterization of AlGaN/GaN/AlGaN Power DHFETs," in PCIM, Nuremberg, Germany, 2010, pp. 309-314.
[102] L. Bin, T. Palacios, D. Risbud, S. Bahl, and D. I. Anderson, "Extraction of Dynamic On-Resistance in GaN Transistors: Under Soft- and Hard-Switching Conditions," in Compound Semiconductor Integrated Circuit Symposium (CSICS), 2011 IEEE, 2011, pp. 1-4.
[103] C. Guoen, A. Ansari, and K. Hee-Jun, "A New Measurement Circuit to Evaluate Current Collapse Effect of GaN HEMTs Under Practical Conditions," Instrumentation and Measurement, IEEE Transactions on, vol. 64, pp. 1977-1986, 2015.
[104] A. Rodriguez Alonso, et al., "Switching Performance Comparison of the SiC JFET and SiC JFET/Si MOSFET Cascode Configuration," Power Electronics, IEEE Transactions on, vol. 29, pp. 2428-2440, 2014.
[105] R. White, "GaN: The Challenges Ahead [White Hot]," Power Electronics Magazine, IEEE, vol. 1, pp. 56-54, 2014.
[106] Y. F. Wu, et al., "Performance and robustness of first generation 600-V GaN-on-Si power transistors," in Wide Bandgap Power Devices and Applications (WiPDA), 2013 IEEE Workshop on, 2013, pp. 6-10.
[107] L. C. Murillo Carrasco and A. J. Forsyth, "Energy analysis and performance evaluation of GaN cascode switches in an inverter leg configuration," in Applied Power Electronics Conference and Exposition (APEC), 2015 IEEE, 2015, pp. 2424-2431.
[108] H. Xiucheng, L. Qiang, L. Zhengyang, and F. C. Lee, "Analytical Loss Model of High Voltage GaN HEMT in Cascode Configuration," Power Electronics, IEEE Transactions on, vol. 29, pp. 2208-2219, 2014.
[109] Transphorm. (2014, 12/02/2016). Designing Hard-switched Bridges with GaN. Application note. Available: https://www.transphormusa.com/sites/ default/files/public/AN-0004 0.pdf
[110] L. Zhengyang, H. Xiucheng, F. C. Lee, and L. Qiang, "Package Parasitic Inductance Extraction and Simulation Model Development for the High-Voltage Cascode GaN HEMT," Power Electronics, IEEE Transactions on, vol. 29, pp. 1977-1985, 2014.
[111] J. Wurfl, "Cascode Technology," in Gallium Nitride (GaN) - Physics, Devices, and Technology, F. Medjdoub, Ed., ed: CRC Press - Taylor \& Francis Group, 2016, pp. 26-27.
[112] P. J. Garsed and R. A. McMahon, "A practical model of the cascode switching process," in Power Electronics, Machines and Drives (PEMD 2014), 7th IET International Conference on, 2014, pp. 1-6.
[113] Transphorm. (2014, 15/02/2016). TPH3002PD datasheet [Online]. Available: https://www.transphormusa.com/sites/default/files/public/ TPH3002PD.pdf
[114] Infineon. (2010, 25/05/2015). ThinPak $8 x 8$ - New High Voltage SMD-Package [Online]. Available: http://www.infineon.com/dgdl/ Infineon+ThinPAK+8x8.pdf?folderId=db3a304314dca38901152836c5a412a b\&fileId=db3a304327b897500127f6946a286519
[115] L. Zhengyang, H. Xiucheng, Z. Wenli, F. C. Lee, and L. Qiang, "Evaluation of high-voltage cascode GaN HEMT in different packages," in Applied Power Electronics Conference and Exposition (APEC), 2014 Twenty-Ninth Annual IEEE, 2014, pp. 168-173.
[116] S. Shuojie, et al., "Thermal analysis and improvement of cascode GaN HEMT in stack-die structure," in Energy Conversion Congress and Exposition (ECCE), 2014 IEEE, 2014, pp. 5709-5715.
[117] Z. Wenli, et al., "A New Package of High-Voltage Cascode Gallium Nitride Device for Megahertz Operation," Power Electronics, IEEE Transactions on, vol. 31, pp. 1344-1353, 2016.
[118] A. Lidow. (2013, 15/02/2016). Package Considerations for High Frequency Power Conversion Devices [Online]. Available: http://epc-co.com/ epc/Portals/0/epc/documents/articles/November\%202013\%20Bodos\%20Gue st\%20Editorial.pdf
[119] EPC. (2014, 15/02/2016). EPC2001C - Enhancement Mode Power Transistor datasheet [Online]. Available: http://epc-co.com/epc/ Portals/0/epc/documents/datasheets/EPC2001C datasheet.pdf
[120] GaN systems. (2016, 15/02/2016). GaNPX packaging [Online]. Available: http://www.gansystems.com/ganpx packaging_new.php
[121] GaN Systems. (2015, 15/02/2016). PCB Thermal Design Guide for GaN Enhancement Mode Power Transistors [Online]. Available: http://www.gansystems.com/ uploads/whitepapers/652068 Mar\%20\%2018 2015 GN005 PCB\%20Thermal\%20Design\%20Guide\%20for\%20GaN\%20 Enhancement\%20Mode\%20Power\%20Transistors.pdf?pdf=PCB\%20Therma 1\%20Design\%20Guide\%20for\%20GaN\%20Enhancement\%20Mode\%20Pow er\%20Transistors
[122] N. Badawi, E. Bahat-Treidel, S. Dieckerhoff, O. Hilt, and J. Wurfl, "Evaluation of 600 V GaN and SiC Schottky diodes at different temperatures," in Power Electronics and Applications (EPE), 2013 15th European Conference on, 2013, pp. 1-7.
[123] R. Mitova, et al., "Investigations of 600-V GaN HEMT and GaN Diode for Power Converter Applications," Power Electronics, IEEE Transactions on, vol. 29, pp. 2441-2452, 2014.
[124] I. Cohen, et al., "Novel 600 V GaN Schottky diode delivering SiC performance at Si prices," in Applied Power Electronics Conference and Exposition, 2005. APEC 2005. Twentieth Annual IEEE, 2005, pp. 311-314 Vol. 1.
[125] D. Shibata, et al., "GaN-based multi-junction diode with low reverse leakage current using P-type barrier controlling layer," in Electron Devices Meeting (IEDM), 2011 IEEE International, 2011, pp. 26.2.1-26.2.4.
[126] L. He, et al., "Evaluation of 600 V GaN based gate injection transistors for high temperature and high efficiency applications," in Wide Bandgap Power Devices and Applications (WiPDA), 2015 IEEE 3rd Workshop on, 2015, pp. 85-91.
[127] E. A. Jones, et al., "Characterization of an enhancement-mode 650-V GaN HFET," in Energy Conversion Congress and Exposition (ECCE), 2015 IEEE, 2015, pp. 400-407.
[128] Z. Weimin, et al., "Evaluation of 600 V cascode GaN HEMT in device characterization and all-GaN-based LLC resonant converter," in Energy Conversion Congress and Exposition (ECCE), 2013 IEEE, 2013, pp. 3571-3578.
[129] X. Youhao, C. Min, K. Nielson, and R. Bell, "Optimization of the drive circuit for enhancement mode power GaN FETs in DC-DC converters," in Applied Power Electronics Conference and Exposition (APEC), 2012 Twenty-Seventh Annual IEEE, 2012, pp. 2467-2471.
[130] W. Zhan, J. Honea, S. Yuxiang, and L. Hui, "Investigation of driver circuits for GaN HEMTs in leaded packages," in Wide Bandgap Power Devices and Applications (WiPDA), 2014 IEEE Workshop on, 2014, pp. 81-87.
[131] P. Roschatt, S. Pickering, and R. McMahon, "Bootstrap Voltage and Dead-time Behaviour in GaN DC-DC Buck Converter with a Negative Gate Voltage," Power Electronics, IEEE Transactions on, vol. PP, pp. 1-1, 2015.
[132] P. M. Roschatt, R. A. McMahon, and S. Pickering, "Investigation of dead-time behaviour in GaN DC-DC buck converter with a negative gate voltage," in Power Electronics and ECCE Asia (ICPE-ECCE Asia), 2015 9th International Conference on, 2015, pp. 1047-1052.
[133] S. Monch, et al., "Quasi-normally-off GaN gate driver for high slew-rate d-mode GaN-on-Si HEMTs," in Power Semiconductor Devices \& IC's (ISPSD), 2015 IEEE 27th International Symposium on, 2015, pp. 373-376.
[134] M. Rose, et al., "A GaN HEMT driver IC with programmable slew rate and monolithic negative gate-drive supply and digital current-mode control," in Power Semiconductor Devices \& IC's (ISPSD), 2015 IEEE 27th International Symposium on, 2015, pp. 361-364.
[135] L. Yu, Z. Weimin, B. Blalock, L. Tolbert, and F. Wang, "A 10-MHz resonant gate driver design for LLC resonant DC-DC converters using GaN devices," in Applied Power Electronics Conference and Exposition (APEC), 2014 Twenty-Ninth Annual IEEE, 2014, pp. 2093-2097.
[136] L. Yu, Z. Weimin, D. Costinett, B. B. Blalock, and L. L. Jenkins, "A high-frequency resonant gate driver for enhancement-mode GaN power devices," in Applied Power Electronics Conference and Exposition (APEC), 2015 IEEE, 2015, pp. 1961-1965.
[137] J. Popovic, J. A. Ferreira, J. D. v. Wyk, and F. Pansier, "System Integration of GaN Converters ?? Paradigm Shift ?? Challenges and Opportunities," in Integrated Power Systems (CIPS), 2014 8th International Conference on, 2014, pp. 1-8.
[138] Bergquist. (2016, 22/02/2016). T-Clad Overview [Online]. Available: http://www.bergquistcompany.com/thermal substrates/t-clad-productoverview.htm
[139] Bergquist. (2016, 22/02/2016). LEDs - Introduction [Online]. Available: http://www.bergquistcompany.com/thermal_substrates/LEDs/intro.html
[140] J. Freisleben, T. Dzugan, and A. Hamacek, "Comparative study of printed circuit board substrates used for thermal management of high power LEDs," in Electronics Technology (ISSE), 2015 38th International Spring Seminar on, 2015, pp. 80-84.
[141] Agilent Technologies. (2002, 18/02/2016). Understanding Oscilloscope Frequency Response and Its Effect on Rise-Time Accuracy [Online]. Available: http://cp.literature.agilent.com/litweb/pdf/5988-8008EN.pdf
[142] Teledyne Lecroy. (1999, 18/02/2016). Understanding the Probing Problem [Online]. Available: http://teledynelecroy.com/doc/probes-probing
[143] Tektronix. (2014, 20/08/2015). TPP1000 TPP0500B TPP0502 TPP0250 Probe datasheet [Online]. Available: http://www.tek.com/datasheet/passive-probe/tpp1000-\�\�-tpp0500b-\�\�-tpp0502-\�\�-tpp0250datasheet
[144] Teledyne Lecroy. (2015, 20/08/2015). High Voltage Differential Probes [Online]. Available: http://teledynelecroy.com/probes/probeseries.aspx? mseries $=430$
[145] Teledyne Lecroy. (2015, 20/08/2015). High Voltage Probes [Online]. Available: http://teledynelecroy.com/probes/probeseries.aspx?mseries=427
[146] Teledyne Lecroy. (2015, 20/08/2015). Current Probes [Online]. Available: http://teledynelecroy.com/probes/probeseries.aspx?mseries=426
[147] Pearson Electronics. (2015, 20/08/2015). Wideband Current Monitors [Online]. Available: http://www.pearsonelectronics.com/products/currentmonitors
[148] G. Laimer and J. W. Kolar, "Accurate Measurement of the Switching Losses of Ultra High Switching Speed CoolMOS Power Transistor / SiC Diode Combination Employed in Unity Power Factor PWM Rectifier Systems," presented at the 8th European Power Quality Conference, Nuremberg, Germany, 2001.
[149] PEM. (2015). CWT Range of AC Current Probes [Online]. Available: http://www.pemuk.com/products/cwt-current-probe.aspx
[150] T\&M Research. (2015, 20/08/2015). Products [Online]. Available: http://www.tandmresearch.com/index.php?page=products
[151] J. Lautner and B. Piepenbreier, "Impact of current measurement on switching characterization of GaN transistors," in Wide Bandgap Power Devices and Applications (WiPDA), 2014 IEEE Workshop on, 2014, pp. 98-102.
[152] EPC. (2010, 18/02/2016). Efficient Power Conversion Corporation Announces 40 V to 200 V Enhancement Mode GaN Power Transistors [Online]. Available: http://epc-co.com/epc/EventsandNews/News/ArtMID/ 1627/ArticleID/503/Efficient-Power-Conversion-Corporation-Announces-40-V-to-200V-Enhancement-Mode-GaN-Power-Transistors.aspx
[153] B. Hughes, Y. Y. Yoon, D. M. Zehnder, and K. S. Boutros, "A 95\% Efficient Normally-Off GaN-on-Si HEMT Hybrid-IC Boost-Converter with 425-W Output Power at $1 \mathrm{MHz}, "$ in Compound Semiconductor Integrated Circuit Symposium (CSICS), 2011 IEEE, 2011, pp. 1-3.
[154] W. Yifeng, M. Jacob-Mitos, M. L. Moore, and S. Heikman, "A 97.8\% Efficient GaN HEMT Boost Converter With 300-W Output Power at 1 MHz," Electron Device Letters, IEEE, vol. 29, pp. 824-826, 2008.
[155] T. Heckel, L. Frey, and S. Zeltner, "Characterization and application of 600 V normally-off GaN transistors in hard switching DC/DC converters," in

Power Semiconductor Devices \& IC's (ISPSD), 2014 IEEE 26th International Symposium on, 2014, pp. 63-66.
[156] Fairchild Semiconductor, Application Note 42047 - Power Factor Correction (PFC) Basics Rev. 0.9.0 8/19/04, 2004.
[157] G. Zhehui, R. Xiaoyong, C. Qianhong, Z. Zhiliang, and R. Xinbo, "Investigation of the MHz switching frequency PFC converter based on high-voltage GaN HEMT," in Future Energy Electronics Conference (IFEEC), 2015 IEEE 2nd International, 2015, pp. 1-6.
[158] Z. Liang and W. Yifeng. (2013, 19/02/2016). 99\% Efficiency True-Bridgeless Totem-Pole PFC Based on GaN HEMTs. Available: http://www.transphormusa.com/sites/default/files/transphorm/news/Totempole\ paper 0.pdf
[159] L. Zhengyang, F. C. Lee, L. Qiang, and Y. Yuchen, "Design of GaN-based MHz totem-pole PFC rectifier," in Energy Conversion Congress and Exposition (ECCE), 2015 IEEE, 2015, pp. 682-688.
[160] L. Zhengyang, et al., "Design and evaluation of GaN-based dual-phase interleaved MHz critical mode PFC converter," in Energy Conversion Congress and Exposition (ECCE), 2014 IEEE, 2014, pp. 611-616.
[161] L. Garcia-Rodriguez, et al., "Design of a GaN-based microinverter for photovoltaic systems," in Power Electronics for Distributed Generation Systems (PEDG), 2014 IEEE 5th International Symposium on, 2014, pp. 1-6.
[162] X. Huang, Z. Liu, Q. Li, and F. C. Lee, "Evaluation and application of 600 V GaN HEMT in cascode structure," in Applied Power Electronics Conference and Exposition (APEC), 2013 Twenty-Eighth Annual IEEE, 2013, pp. 1279-1286.
[163] M. Kanechika, T. Uesugi, and T. Kachi, "Advanced SiC and GaN power electronics for automotive systems," in Electron Devices Meeting (IEDM), 2010 IEEE International, 2010, pp. 13.5.1-13.5.4.
[164] T. Uesugi, "Which are the future GaN power devices for automotive applications, lateral structures or vertical structures?," in CS Mantech. Dig., 2011, pp. 1-4.
[165] Y. F. Wu and K. Smith, "Progress of GaN Transistors for Automotive Applications," in PCIM Europe 2015; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management; Proceedings of, 2015, pp. 1-8.
[166] A. F. Pinkos and G. Yuanbo, "Automotive design challenges for wide-band-gap devices used in high temperature capable, scalable power vehicle electronics," in Energytech, 2013 IEEE, 2013, pp. 1-5.
[167] R. A. Mastromauro, M. C. Poliseno, S. Pugliese, F. Cupertino, and S. Stasi, "SiC MOSFET Dual Active Bridge converter for harsh environment applications in a more-electric-aircraft," in Electrical Systems for Aircraft, Railway, Ship Propulsion and Road Vehicles (ESARS), 2015 International Conference on, 2015, pp. 1-6.
[168] Fairchild. (25/05/2015). FAN3121/FAN3122 Single 9-A High-Speed, Low-Side Gate Driver Rev. 1.11 [Online]. Available: https://www.fairchildsemi.com/datasheets/FA/FAN3122T.pdf
[169] Lecroy-Corporation. (2011, 25/05/2015). Ten Minute Tutorial - Probe Calibration [Online]. Available: http://teledynelecroy.com/doc/tutorial-probe-calibration
[170] Infineon. (2010, 12/03/2016). Q\&A ThinPAK $8 x 8$ - New leadless SMD package for CoolMOS [Online]. Available: http://www.infineon.com/ dgdl/QA ThinPAK+8x8.pdf?fileId=db3a304327b897500127f77bf561654d
[171] Cree. (2014, 15/03/2016). C3D06060G datasheet [Online]. Available: http://www.cree.com/~/media/Files/Cree/Power/Data\ Sheets/C3D06060 G.pdf
[172] T. Hirose, et al., "Dynamic performances of GaN-HEMT on Si in cascode configuration," in Applied Power Electronics Conference and Exposition (APEC), 2014 Twenty-Ninth Annual IEEE, 2014, pp. 174-181.
[173] R. Ramachandran and M. Nymand, "Analysis of capacitive losses in GaN devices for an isolated full bridge DC-DC converter," in Power Electronics and Drive Systems (PEDS), 2015 IEEE 11th International Conference on, 2015, pp. 467-472.
[174] R. Ramachandran and M. Nymand, "Design and analysis of an ultra-high efficiency phase shifted full bridge GaN converter," in Applied Power Electronics Conference and Exposition (APEC), 2015 IEEE, 2015, pp. 2011-2016.
[175] K. Dong-Sik, J. Dong-Myoung, L. Byoung-Kuk, and K. Jong-Soo, "Design and analysis of GaN FET-based resonant dc-dc converter," in Power Electronics and ECCE Asia (ICPE-ECCE Asia), 2015 9th International Conference on, 2015, pp. 2650-2655.
[176] D. B. Dalal, "A 500 kHz multi-output converter with zero voltage switching," in Applied Power Electronics Conference and Exposition, 1990. APEC '90, Conference Proceedings 1990., Fifth Annual, 1990, pp. 265-274.
[177] L. H. Mweene, C. A. Wright, and M. F. Schlecht, "A 1 kW 500 kHz front-end converter for a distributed power supply system," Power Electronics, IEEE Transactions on, vol. 6, pp. 398-407, 1991.
[178] J. A. Sabate, V. Vlatkovic, R. B. Ridley, F. C. Lee, and B. H. Cho, "Design considerations for high-voltage high-power full-bridge zero-voltage-switched PWM converter," in Applied Power Electronics Conference and Exposition, 1990. APEC '90, Conference Proceedings 1990., Fifth Annual, 1990, pp. 275-284.
[179] The Bergquist Company. (03/09/2015). HR T30.20 Technical Data [Online]. Available: http://www.bergquistcompany.com/pdfs/dataSheets/PDS HRT \%20T3020 1013\%20v17.pdf
[180] Transphorm. (2014, 04/02/2016). TPH3006LD datasheet [Online]. Available: https://www.transphormusa.com/sites/default/files/public/ TPH3006LD.pdf
[181] C. P. Steinmetz, "On the law of hysteresis," Proceedings of the IEEE, vol. 72, pp. 197-221, 1984.
[182] Ferroxcube. (2008, 03/09/2015). E38/8/25 Planar E cores and accessories datasheet [Online]. Available: http://www.ferroxcube.com/Ferroxcube CorporateReception/datasheet/e38825.pdf
[183] E. Bogatin, "Current Distributions and Skin Depth," in Signal Integrity: Simplified, ed: Prentice Hall, 2004, p. 192.
[184] Z. Ouyang, O. C. Thomsen, and M. A. E. Andersen, "The analysis and comparison of leakage inductance in different winding arrangements for planar transformer," in Power Electronics and Drive Systems, 2009. PEDS 2009. International Conference on, 2009, pp. 1143-1148.
[185] Z. Ouyang, O. C. Thomsen, and M. A. E. Andersen, "Optimal Design and Tradeoff Analysis of Planar Transformer in High-Power DC-DC Converters," Industrial Electronics, IEEE Transactions on, vol. 59, pp. 2800-2810, 2012.
[186] D. Reusch and F. C. Lee, "High frequency isolated bus converter with gallium nitride transistors and integrated transformer," in Energy Conversion Congress and Exposition (ECCE), 2012 IEEE, 2012, pp. 3895-3902.
[187] R. T. Naayagi, A. J. Forsyth, and R. Shuttleworth, "High-Power Bidirectional DC-DC Converter for Aerospace Applications," IEEE Transactions on Power Electronics, vol. 27, pp. 4366-4379, 2012.

## Appendix A

## Simple model constants definition

This appendix presents the definition of the constants that are used in the simple model developed in Chapter 3. The constants are classified per turn-off or turn-on switching processes and according to the stage where they are used.

## Turn-off

Stage 2, $i_{D-S i}(t)>0$ :

$$
\begin{gather*}
k_{F 201}=\frac{g_{m-S i} R_{G} C_{G D-S i}+C_{o s s-S i}}{R_{G}\left(C_{o s s-S i} C_{i s s-S i}-C_{G D-S i}{ }^{2}\right)}  \tag{A.1}\\
k_{F 202}=-\frac{R_{G} C_{G D-S i}\left(g_{m-S i} V_{T H-S i}+I_{L}\right)}{g_{m-S i} R_{G} C_{G D-S i}+C_{o s s-S i}}  \tag{A.2}\\
k_{F 203}=\frac{C_{i s s-S i}}{C_{G D-S i}}\left(v_{G S-S i}\left(t_{1-O F F}\right)-k_{F 202}\right)-\frac{v_{G S-S i}\left(t_{1-O F F}\right)+k_{F 202}}{k_{F 201} R_{G} C_{G D-S i}}  \tag{A.3}\\
k_{F 204}=-\frac{k_{F 202}}{R_{G} C_{G D-S i}} \tag{A.4}
\end{gather*}
$$

Stage 2, $i_{D-S i}(t)=0:$

$$
\begin{gather*}
k_{F 201}=\frac{C_{o s s-S i}}{R_{G}\left(C_{i s s-S i} C_{o s s-S i}-C_{G D-S i}^{2}\right)}  \tag{A.5}\\
k_{F 202}=-\frac{R_{G} C_{G D-S i} I_{L}}{C_{o s s-S i}} \tag{A.6}
\end{gather*}
$$

$k_{F 203}$ and $k_{F 204}$ are defined as when $i_{D-S i}(\mathrm{t})>0$.
Stage 3, $i_{D-S i}(t)>0$ :

$$
\begin{equation*}
k_{F 301}=-\frac{C_{G D-G a N}+C_{D}}{C_{o s s-G a N}+C_{D}} \tag{A.7}
\end{equation*}
$$

$$
\begin{align*}
& k_{F 302}=\frac{g_{m-G a N}}{C_{o s s-G a N}+C_{D}}  \tag{A.8}\\
& k_{F 303}=\frac{I_{L}+g_{m-G a N} V_{T H-G a N}}{C_{o s s-G a N}+C_{D}}  \tag{A.9}\\
& k_{F 304}=\frac{\left(C_{\text {oss-GaN }}+C_{D}\right) v_{D S-G a N}\left(t_{2-O F F}\right)+\left(C_{G D-G a N}+C_{D}\right) v_{D S-S i}\left(t_{2-O F F}\right)}{C_{\text {OSS-GaN }}+C_{D}}  \tag{A.10}\\
& k_{F 305}=\frac{C_{G D-S i}}{C_{i s s-S i}}  \tag{A.11}\\
& k_{F 306}=\frac{C_{i s s-S i} v_{G S-S i}\left(t_{2-O F F}\right)-C_{G D-S i} v_{D S-S i}\left(t_{2-O F F}\right)}{C_{i s s-S i}}  \tag{A.12}\\
& k_{F 307}=\frac{1}{R_{G}\left(C_{G S-S i}+C_{G D-S i}\right)}  \tag{A.13}\\
& k_{F 308}=g_{m-S i} V_{T H-S i}-g_{m-G a N} V_{T H-G a N}  \tag{A.14}\\
& k_{F 309}=-C_{D S-G a N} v_{D S-G a N}\left(t_{2-O F F}\right)+C_{\text {oss-Si }} v_{D S-S i}\left(t_{2-O F F}\right) \\
& -C_{G D-S i} V_{G S-S i}\left(t_{2-O F F}\right)  \tag{A.15}\\
& k_{F 310}=C_{D S-G a N} k_{F 302-1}-g_{m-G a N}  \tag{A.16}\\
& k_{F 311}=C_{D S-G a N} k_{F 301-1}-C_{o s s-S i}+C_{G D-S i} k_{F 305-1}  \tag{A.17}\\
& b_{3}=\frac{C_{D S-G a N} k_{F 301} k_{F 307}-C_{o s s-S i} k_{F 307}+k_{F 310}-g_{m-S i} k_{F 305}}{k_{F 311}}  \tag{A.18}\\
& c_{3}=\frac{k_{F 310} k_{F 307}}{k_{F 311}}  \tag{A.19}\\
& k_{F 312}=-\frac{-b_{31}+\sqrt{b_{31}^{2}-4 c_{31}}}{2}  \tag{A.20}\\
& k_{F 313}=-\frac{-b_{31}-\sqrt{b_{31}^{2}-4 c_{31}}}{2} \tag{A.21}
\end{align*}
$$

$$
\begin{align*}
& k_{F 314}=-\frac{C_{D S-G a N} k_{F 303}+k_{F 308}}{k_{F 311}}  \tag{A.22}\\
& k_{F 315}=-\frac{k_{F 306} C_{G D-S i}}{k_{F 311}}  \tag{A.23}\\
& k_{F 316}=\frac{-C_{D S-G a N} k_{F 304}-k_{F 309}}{k_{F 311}}  \tag{A.24}\\
& k_{F 317}=-\frac{g_{m-S i}}{C_{G D-S i}}  \tag{A.25}\\
& k_{F 318}=\frac{k_{F 314} k_{F 307}}{k_{F 312} k_{F 313}}  \tag{A.26}\\
& k_{F 319}=\frac{k_{F 314}\left(k_{F 307}-k_{F 312}\right)}{k_{F 312}\left(k_{F 312}-k_{F 313}\right)}+\frac{k_{F 315}\left(k_{F 312}-k_{F 317}\right)}{k_{F 312}-k_{F 313}}+\frac{k_{F 316}\left(k_{F 312}-k_{F 307}\right)}{k_{F 312}-k_{F 313}} \text { (A.27) } \\
& k_{F 320}=\frac{k_{F 314}\left(k_{F 313}-k_{F 307}\right)}{k_{F 313}\left(k_{F 312}-k_{F 313}\right)}+\frac{k_{F 315}\left(k_{F 317}-k_{F 313}\right)}{k_{F 312}-k_{F 313}}+\frac{k_{F 316}\left(k_{F 307}-k_{F 313}\right)}{k_{F 312}-k_{F 313}} \text { (A.28) } \\
& k_{F 321}=\frac{k_{F 305} k_{F 319} k_{F 312}}{k_{F 312}-k_{F 307}}  \tag{A.29}\\
& k_{F 322}=\frac{k_{F 305} k_{F 320} k_{F 313}}{k_{F 313}-k_{F 307}}  \tag{A.30}\\
& k_{F 323}=k_{F 305} k_{F 318}+k_{F 306}+\frac{k_{F 305} k_{F 319} k_{F 307}}{k_{F 307}-k_{F 312}}+\frac{k_{F 305} k_{F 320} k_{F 307}}{k_{F 307}-k_{F 313}}  \tag{A.31}\\
& k_{F 324}=C_{\text {oss }-G a N}+C_{D}  \tag{A.32}\\
& k_{F 325}=I_{L}+g_{m-G a N} k_{F 318}+g_{m-G a N} V_{T H-G a N}  \tag{A.33}\\
& k_{F 326}=\frac{\left(C_{G D-G a N}+C_{D}\right) k_{F 312} k_{F 319}+g_{m-G a N} k_{319}}{k_{F 324}}  \tag{A.34}\\
& k_{F 327}=\frac{\left(C_{G D-G a N}+C_{D}\right) k_{F 313} k_{F 320}+g_{m-G a N} k_{320}}{k_{F 324}} \tag{A.35}
\end{align*}
$$

Stage 3, $i_{D-S i}(t)=0$ :
$k_{F 301}-k_{F 307,} k_{F 309}-k_{F 311}, c_{3}, k_{F 312}-k_{F 316}$ and $k_{F 318}-k_{F 327}$ are defined as when $i_{D-S i}(t)>0$.

$$
\begin{gather*}
k_{F 308}=-g_{m-G a N} V_{T H-G a N}  \tag{A.36}\\
b_{3}=\frac{C_{D S-G a N} k_{F 301} k_{F 307}-\left(C_{D S-S i}+C_{G S-G a N}+C_{G D-S i}\right) k_{F 307}+k_{F 310}}{k_{F 311}}  \tag{A.37}\\
k_{F 317}=0 \tag{A.38}
\end{gather*}
$$

Stage 4, $i_{D-S i}(t)>0$ :

$$
\begin{gather*}
k_{F 401}=k_{F 301}  \tag{A.39}\\
k_{F 403}=\frac{I_{L}}{C_{o s s-G a N}+C_{D}} \tag{A.40}
\end{gather*}
$$

$k_{F 404}-k_{F 407}$ are equal to $k_{F 304}-k_{F 307}$ respectively.

$$
\begin{gather*}
k_{F 408}=g_{m-S i} V_{T H-S i}  \tag{A.41}\\
\mathrm{k}_{\mathrm{F} 409}=\mathrm{k}_{\mathrm{F} 309}  \tag{A.42}\\
\mathrm{k}_{\mathrm{F} 410}=0 \tag{A.43}
\end{gather*}
$$

$k_{F 411}$ and $k_{F 412}$ are equal to $k_{F 311}$ and $b_{3}$ respectively.
$k_{F 414}-k_{F 417}$ are equal to $k_{F 314}-k_{F 317}$.

$$
\begin{gather*}
k_{F 418}=\frac{k_{F 407}}{k_{F 412}}  \tag{A.44}\\
k_{F 419}=\frac{k_{F 407}-k_{F 412}}{k_{F 412}^{2}}  \tag{A.45}\\
k_{F 420}=\frac{-k_{F 418}\left(-k_{F 407}+k_{F 412}\right)-k_{F 419} k_{F 407}^{2}}{\left(-k_{F 407}\right)\left(k_{F 407}+k_{F 412}\right)} \tag{A.46}
\end{gather*}
$$

$$
\begin{gather*}
k_{F 421}=k_{F 414} k_{F 420}+\frac{k_{F 415} k_{F 417}}{k_{F 412}}+\frac{k_{F 407} k_{F 416}}{k_{F 412}}  \tag{A.47}\\
k_{F 422}=k_{F 414} k_{F 418}  \tag{A.48}\\
k_{F 423}=k_{F 414} k_{F 419}+k_{F 415}\left(\frac{k_{F 412}-k_{F 417}}{k_{F 412}}\right)+k_{F 416}\left(\frac{k_{F 412}-k_{F 407}}{k_{F 412}}\right)  \tag{A.49}\\
k_{F 424}=\frac{k_{F 405} k_{F 422}}{k_{F 407}}  \tag{A.50}\\
k_{F 425}=k_{F 405} k_{F 421}+k_{F 406}-\frac{k_{F 405} k_{F 422}}{k_{F 407}}+\frac{k_{F 405} k_{F 423} k_{F 407}}{k_{F 407}-k_{F 412}}  \tag{A.51}\\
k_{F 426}=\frac{k_{F 405} k_{F 423} k_{F 412}}{k_{F 412}-k_{F 407}} \tag{A.52}
\end{gather*}
$$

Stage 4, $i_{D-S i}(t)=0:$
$k_{F 401}-k_{F 411}, k_{F 416,} k_{F 418}-k_{F 420}$ and $k_{F 424}-k_{F 426}$ are defined as when $i_{D-S i}(t)>0$.

$$
\begin{gather*}
k_{F 412}=\frac{C_{D S-G a N} k_{F 401} k_{F 407}-C_{o s s-S i} k_{F 307}+k_{F 310}}{k_{F 311}}  \tag{A.53}\\
k_{F 421}=k_{F 403} C_{D S-G a N} k_{F 420}+\frac{k_{F 416} k_{F 407}}{k_{F 412}}  \tag{A.54}\\
k_{F 422}=k_{F 403} C_{D S-G a N} k_{F 418}  \tag{A.55}\\
k_{F 423}=k_{F 403} C_{D S-G a N} k_{F 419}+C_{G D-S i} k_{F 406}+\frac{k_{F 416}\left(k_{F 412}-k_{F 407}\right)}{k_{F 412}} \tag{A.56}
\end{gather*}
$$

## Turn-on

## Stage 2:

$$
\begin{gather*}
k_{N 201}=-\frac{C_{o s s-S i}+g_{m-S i} R_{G} C_{G D-S i}}{R_{G}\left(C_{G D-S i}{ }^{2}-C_{o s s-S i} C_{i s s-S i}\right)}  \tag{A.57}\\
k_{N 202}=-\frac{C_{o s s-S i}+g_{m-S i} R_{G} C_{G D-S i}}{V_{D D} C_{o s s-S i}+g_{m-S i} V_{T H-S i} R_{G} C_{G D-S i}} \tag{A.58}
\end{gather*}
$$

$$
\begin{gather*}
k_{N 203}=\left(\frac{C_{i s s}}{C_{G D-S i}}-\frac{1}{k_{N 201} R_{G} C_{G D-S i}}\right)\left(v_{G S-S i}\left(t_{1-O N}\right)+k_{N 202}\right)  \tag{A.59}\\
k_{N 204}=-\left(\frac{k_{N 202}+V_{D D}}{R_{G} C_{G D-S i}}\right) \tag{A.60}
\end{gather*}
$$

## Stage 3:

$$
\begin{gather*}
k_{N 304}=k_{F 304}  \tag{A.61}\\
k_{N 306}=k_{F 305}  \tag{A.62}\\
k_{N 307}=\frac{V_{D D}}{R_{G} C_{i s s-S i}}  \tag{A.63}\\
k_{N 308}=\frac{-C_{G D-S i} v_{D S-S i}\left(t_{2-O N}\right)+C_{i s s-S i} v_{G S-S i}\left(t_{2-O N}\right)}{C_{i s s-S i}}  \tag{A.64}\\
k_{N 311}=k_{N 309} v_{D S-S i}\left(t_{2-O N}\right)-C_{G D-S i} v_{G S-S i}\left(t_{2-O N}\right)  \tag{A.65}\\
k_{N 309}=C_{O S s-S i}+C_{D S-G a N}  \tag{A.66}\\
k_{N 312}=k_{N 309}-C_{G D-S i} k_{N 306}  \tag{A.67}\\
k_{N 313}=\frac{k_{N 304} k_{N 309}+g_{m-G a N}+g_{m-S i} k_{N 306}}{k_{N 312}}  \tag{A.68}\\
k_{N-G a N} V_{T H-G a N}  \tag{A.69}\\
k_{N 316}=-\left(\frac{-k_{N 313}-\sqrt{k}^{k_{N 313}^{2}-4 k_{N 314}}}{2}\right)  \tag{A.70}\\
k_{N 314}=\frac{g_{m-G a N} k_{N 304}}{k_{N 312}}  \tag{A.71}\\
\left.\frac{-k_{N 313}+\sqrt{k_{N 313}^{2}-4 k_{N 314}}}{2}\right)  \tag{A.72}\\
k^{2}
\end{gather*}
$$

$$
\begin{align*}
& k_{N 317}=-\frac{g_{m-S i}}{C_{G D-S i}}  \tag{A.73}\\
& k_{N 320}=\frac{k_{N 307} C_{G D-S i} k_{N 317}}{k_{N 312} k_{N 315} k_{N 316}}+\frac{k_{N 310} k_{N 304}}{k_{N 312} k_{N 315} k_{N 316}}  \tag{A.74}\\
& k_{N 321}=\frac{k_{N 307} C_{G D-S i}\left(k_{N 317}-k_{N 315}\right)}{k_{N 312} k_{N 315}\left(k_{N 315}-k_{N 316}\right)}+\frac{k_{N 308} C_{G D-S i}\left(k_{N 315}-k_{N 317}\right)}{k_{N 312}\left(k_{N 315}-k_{N 316}\right)} \\
& +\frac{k_{N 310}\left(k_{N 304}-k_{N 315}\right)}{k_{N 312} k_{N 315}\left(k_{N 315}-k_{N 316}\right)}+\frac{k_{N 311}\left(k_{N 315}-k_{N 304}\right)}{k_{N 312}\left(k_{N 315}-k_{N 316}\right)}  \tag{A.75}\\
& k_{N 322}=\frac{k_{N 307} C_{G D-S i}\left(k_{N 316}-k_{N 317}\right)}{k_{N 312} k_{N 316}\left(k_{N 315}-k_{N 316}\right)}+\frac{k_{N 308} C_{G D-S i}\left(k_{N 317}-k_{N 316}\right)}{k_{N 312}\left(k_{N 315}-k_{N 316}\right)} \\
& +\frac{k_{N 310}\left(k_{N 316}-k_{N 304}\right)}{k_{N 312} k_{N 316}\left(k_{N 315}-k_{N 316}\right)}+\frac{k_{N 311}\left(k_{N 304}-k_{N 316}\right)}{k_{N 312}\left(k_{N 315}-k_{N 316}\right)}  \tag{A.76}\\
& k_{N 323}=\frac{k_{N 307}}{k_{N 304}}  \tag{A.77}\\
& k_{N 324}=\frac{k_{N 306} k_{N 321} k_{N 315}}{k_{N 315}-k_{N 304}}  \tag{A.78}\\
& k_{N 325}=\frac{k_{N 306} k_{N 322} k_{N 316}}{k_{N 316}-k_{N 304}}  \tag{A.79}\\
& k_{N 326}=k_{N 306} k_{N 320}+\frac{k_{N 306} k_{N 321} k_{N 304}}{k_{N 304}-k_{N 315}}+\frac{k_{N 306} k_{N 322} k_{N 304}}{k_{N 304}-k_{N 316}}-\frac{k_{N 307}}{k_{N 304}}+k_{N 308} \tag{A.80}
\end{align*}
$$

## Stage 4:

$$
\begin{gather*}
k_{N 401}=k_{F 301}  \tag{A.81}\\
k_{N 402}=-\frac{g_{m-G a N}}{C_{G D-G a N}+C_{D}}  \tag{A.82}\\
k_{N 403}=-k_{N 401} \frac{g_{m-G a N} V_{T H-G a N}+I_{L}}{C_{G D-G a N}+C_{D}} \tag{A.83}
\end{gather*}
$$

$k_{N 404}-k_{N 408}$ are equal to $k_{N 304}-k_{N 308}$ respectively.

$$
\begin{align*}
& k_{N 409}=C_{o s s-S i}  \tag{A.84}\\
& k_{N 410}=k_{N 310}  \tag{A.85}\\
& k_{N 411}=k_{N 409} v_{D S-S i}\left(t_{3-O N}\right)-C_{G D-S i} v_{G S-S i}\left(t_{3-O N}\right) \\
& -C_{D S-G a N} v_{D S-G a N}\left(t_{3-O N}\right)  \tag{A.86}\\
& k_{N 412}=k_{N 409}-k_{N 406} C_{G D-S i}-C_{D S-G a N} k_{N 401}  \tag{A.87}\\
& k_{N 413}=\frac{k_{N 404} k_{N 409}+g_{m-G a N}+k_{N 406} g_{m-S i}-C_{D S-G a N} k_{N 401}\left(k_{N 402}+k_{N 404}\right)}{k_{N 412}}  \tag{A.88}\\
& k_{N 414}=\frac{k_{N 404} g_{m-G a N}-C_{D S-G a N} k_{N 401} k_{N 402} k_{N 404}}{k_{N 412}}  \tag{A.89}\\
& k_{N 415}=-\left(\frac{-k_{N 413}+\sqrt{k_{N 413}{ }^{2}-4 k_{N 414}}}{2}\right)  \tag{A.90}\\
& k_{N 416}=-\left(\frac{-k_{N 413}-\sqrt{k_{N 413}{ }^{2}-4 k_{N 414}}}{2}\right)  \tag{A.91}\\
& k_{N 417}=k_{N 317}  \tag{A.92}\\
& k_{N 418}=k_{N 403} C_{D S-G a N}+k_{N 410}  \tag{A.93}\\
& k_{N 419}=C_{D S-G a N}\left(v_{D S-G a N}\left(t_{3-O N}\right)-k_{N 401} v_{D S-S i}\left(t_{3-O N}\right)\right)+k_{N 411}  \tag{A.94}\\
& k_{N 420}=\frac{k_{N 407} C_{G D-S i} k_{N 417}}{k_{N 412} k_{N 415} k_{N 416}}+\frac{k_{N 418} k_{N 404}}{k_{N 412} k_{N 415} k_{N 416}}  \tag{A.95}\\
& k_{N 421}=\frac{k_{N 407} C_{G D-S i}\left(k_{N 417}-k_{N 415}\right)}{k_{N 412} k_{N 415}\left(k_{N 415}-k_{N 416}\right)}+\frac{k_{N 408} C_{G D-S i}\left(k_{N 415}-k_{N 417}\right)}{k_{N 412}\left(k_{N 415}-k_{N 416}\right)} \\
& +\frac{k_{N 418}\left(k_{N 404}-k_{N 415}\right)}{k_{N 412} k_{N 415}\left(k_{N 415}-k_{N 416}\right)}+\frac{k_{N 419}\left(k_{N 415}-k_{N 404}\right)}{k_{N 312}\left(k_{N 415}-k_{N 416}\right)} \tag{A.96}
\end{align*}
$$

$$
\begin{align*}
k_{N 422}= & \frac{k_{N 407} C_{G D-S i}\left(k_{N 416}-k_{N 417}\right)}{k_{N 412} k_{N 416}\left(k_{N 415}-k_{N 416}\right)}+\frac{k_{N 408} C_{G D-S i}\left(k_{N 417}-k_{N 416}\right)}{k_{N 412}\left(k_{N 415}-k_{N 416}\right)} \\
& +\frac{k_{N 418}\left(k_{N 416}-k_{N 404}\right)}{k_{N 412} k_{N 416}\left(k_{N 415}-k_{N 416}\right)}+\frac{k_{N 419}\left(k_{N 404}-k_{N 416}\right)}{k_{N 412}\left(k_{N 415}-k_{N 416}\right)} \tag{A.97}
\end{align*}
$$

$k_{N 423}-k_{N 426}$ are equal to $k_{N 323}-k_{N 326}$ but substituting the constants $k_{N 3 X X}$ by $k_{N 4 X X}$.

$$
\begin{gather*}
k_{N 427}=k_{N 401} k_{N 420}+\frac{k_{N 401} k_{N 421} k_{N 402}}{k_{N 415}}+\frac{k_{N 401} k_{N 402} k_{N 422}}{k_{N 416}} \\
+v_{D S-G a N}\left(t_{3-O N}\right)-k_{N 401} v_{D S-S i}\left(t_{3-O N}\right)  \tag{A.98}\\
k_{N 428}=k_{N 401} k_{N 402} k_{N 420}+k_{N 403}  \tag{A.99}\\
k_{N 429}=\frac{k_{N 401} k_{N 421}\left(k_{N 415}-k_{N 402}\right)}{k_{N 415}}  \tag{A.100}\\
k_{N 430}=\frac{k_{N 401} k_{N 422}\left(k_{N 416}-k_{N 402}\right)}{k_{N 416}} \tag{A.101}
\end{gather*}
$$

## Appendix B

## GaN power converter circuit schematics and board

## layouts

This appendix presents the schematics and board layouts of the developed GaN power converter presented in Chapter 5.

Figure B. 1 presents the layout of the full-bridge GaN board. Figure B. 2 presents the schematic of the leg driver circuit whilst Figures B.3, B.4, B. 5 and B. 6 show the respective layouts. Two different layouts were developed for the same schematic to optimise the space utilisation. Figures B. 3 and B. 5 refers to the top layer view while Figures B. 4 and B. 6 are the bottom layer view.

Figure B. 7 shows the layout of the output filter board.


Figure B.1: GaN power converter - full-bridge board layout


Figure B.2: GaN power converter - leg driver circuit schematic


Figure B.3: GaN power converter - leg driver leading leg board layout, top side


Figure B.4: GaN power converter - leg driver leading leg board layout, bottom side


Figure B.5: GaN power converter - leg driver lagging leg board layout, top side


Figure B.6: GaN power converter - leg driver lagging leg board layout, bottom side


Figure B.7: GaN power converter - output filter board layout

