This paper was published in IET Electrical Systems in Transportation, 2011, doi 10.1049/iet-est.2010.0056, and is available at:

http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6034628


© 2014 IET. Personal use of this material is permitted. Permission from the IET must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
DC-Bus Power Quality for Aircraft Power Systems During Generator Fault Conditions

R. Todd, A.J. Forsyth
School of Electrical & Electronic Engineering, The University of Manchester, UK.

Abstract - Higher-voltage, 540V, aircraft DC-bus power quality is examined experimentally and by computer simulation during a short-circuit fault across the phase terminals of a 70kW, five-phase, permanent magnet fault-tolerant generator. The DC-bus transients caused by the short-circuiting of the generator phases are seen to exceed the limits in MIL-STD-704F and a control algorithm is proposed for a supercapacitor based energy storage device that mitigates the transients. The controller performance is illustrated by computer simulations for a range of bus switching scenarios.

Index Terms - Fault-tolerant generator, supercapacitor energy storage, DC-bus power quality

1 Nomenclature

\[
\begin{align*}
C_{bus} & : \text{DC-bus capacitor} \\
C_{sc} & : \text{Supercapacitor} \\
E & : \text{Magnitude of back emf} \\
I_{bus} & : \text{DC-bus current} \\
I_{ESD/sc} & : \text{ESD / supercapacitor current} \\
I_{gen} & : \text{Generator total DC current} \\
I_{gen-AC} & : \text{Generator phase current} \\
I_{sc-F} & : \text{Fault mitigation control reference} \\
I_{sc-L} & : \text{Power balance control reference} \\
I_{sc-sc} & : \text{Supercapacitor recharge reference} \\
k_c & : \text{Current regulation proportional term} \\
k_v & : \text{Voltage regulation proportional term} \\
L_{ESD} & : \text{ESD DC/DC converter inductor} \\
L_s & : \text{Stator inductance per phase} \\
R_s & : \text{Stator resistance per phase} \\
T_c & : \text{Current regulation integral term} \\
T_e & : \text{Generator torque} \\
V_{bus} & : \text{DC-bus voltage} \\
V_{ESD/sc} & : \text{ESD / supercapacitor voltage} \\
\alpha & : \text{Fault angle} \\
\omega_c & : \text{Current regulation bandwidth} \\
\omega_e & : \text{Electrical angular frequency}
\end{align*}
\]
2 Introduction

The increasing use and criticality of electrical systems on-board aircraft is driving the development of new fault-tolerant generator technologies [1-4] and new power distribution systems such as higher-voltage DC networks [5-9]. However, the behaviour of these integrated systems under fault conditions is not well understood, especially the propagation of transients around the system, which, if uncontrolled, may lead to further equipment malfunction or failure. MIL-STD-704F [10] describes allowable DC-bus power quality limits in terms of voltage deviation and current ripple. Exceeding these limits, during load changes, bus switching events or fault conditions, may result in equipment going offline causing further disruption. In this paper a supercapacitor based energy storage device is used to mitigate the DC-bus transients that result from short-circuit faults across the AC terminals of a five-phase fault-tolerant generator, load changes and voltage steps.

The generator is one of several technologies that are under investigation for embedding in the core of a jet engine, thereby simplifying the current mechanical power off-take arrangements. The generator has a permanent magnet rotor and five stator phases, each of which is electrically, magnetically and thermally isolated from the others [11]. Furthermore each phase has a high impedance which limits the current flowing in a terminal short-circuit to 1 p.u., enabling the machine to continue generating through the healthy phases when one or more windings has a short-circuit fault. However, faulting the generator phases is likely to affect adversely the power quality of the DC-bus, possibly exceeding the voltage deviation limits defined in MIL-STD-704F [10], which is the closest applicable standard.

DC systems are of increasing interest for power distribution on-board aircraft due to the lower system weight that arises from smaller cables and the reduced number of power electronic interfaces [12]. Also, the ability to parallel generators that may be operating asynchronously
provides increased power management flexibility. 270V DC systems [5, 6] are currently operating on some military aircraft, and ±270V DC (540V) systems are now being suggested [8] for a wider range of higher power applications. However, a number of technical challenges is limiting the development of DC networks such as managing the interactions within the system, interrupting fault currents [8], protection [7, 13], and safety issues. This paper proposes techniques to limit the propagation of generator faults within a 540V DC system.

The system under investigation in this paper is first described followed by experimental results showing short-circuit generator faults. The controller for the energy storage device is then presented followed by simulation results.

3 System Configuration

The outputs of the five-phase generator are connected to a 540V (±270V) DC-bus, which supplies a combination of resistive and constant power load [14] units, Fig. 1. The system also includes an energy storage device (ESD) comprising a supercapacitor bank and bi-directional DC/DC converter. Supercapacitor energy storage is used as the key characteristics of this technology, high power density and fast charge / discharge rates [15], are complementary to the generators electrical characteristics.

The primary function of the ESD is to meet transient load demands, thereby protecting the generator and aircraft engine from rapid and / or repetitive load changes [16]. A similar aircraft system with an energy storage device is considered by Zhang et al. [9], however, the primary objectives of the energy storage control in [9] are to maintain the main generator online and to share power between the generator and the energy storage device.

To preserve the fault-tolerance of the generator system, shown in Fig. 1, each phase winding is passed through a separate H-bridge AC/DC converter. The PWM controllers on each H-bridge ensure that the generator currents are sinusoidal and also regulate the DC-bus voltage [17]. Load
sharing between the H-bridge converters is achieved using simple droop controllers. The generator has a rating of 70kW, a base speed of 1000rpm and a base electrical frequency of 233Hz, the nominal DC-bus voltage is set at 540V and the DC output voltage of the H-bridges is set to droop by 20V at full load [18]. The total capacitance on the 540V bus is 800μF and the bandwidth of the generator controller is 60rad/s.

![Diagram](image_url)

**Figure 1.** System configuration

In the following sections experimental measurements and simulation results are presented to examine the effect of a short-circuit fault across one of the generator phase terminals. Large voltage deviations in DC-bus voltage are observed, partly at least due to the relatively small value of DC-bus capacitance, and this in turn is due to the requirement to avoid electrolytic capacitor types in aerospace systems. As there are no published standards for the power quality of 540V DC aerospace systems, the results are compared with the limits in MIL-STD-704F [10], which relates to 270V DC supplies. Since the observed deviations in DC-bus voltage during a generator terminal short-circuit fault are well outside the limits set by MIL-STD-704F, the control system for the ESD is modified to provide voltage support for the DC-bus. The system performance
during multi-phase generator short-circuit winding faults is examined in subsequent sections by means of simulation and is seen to meet the requirements of MIL-STD-704F.

4 Validated Single-Phase Fault Response

For convenience the short-circuit fault was applied to the machine winding through the converter by halting the PWM signals so that the top switch in each H-bridge converter leg was permanently closed with the bottom switches open [17]. This condition is representative of the system response to either a machine winding or IGBT fault. In the event of an IGBT short-circuit fault, the system response would be to switch on the corresponding healthy device in the other leg, placing a short-circuit across the phase terminals.

A Simulink-based simulation of the system was developed using lossless averaged-value models of the power electronics. The generator was modelled as five sinusoidal back emfs in series with the corresponding winding inductance and resistance. Friction and windage losses were omitted. In these initial tests the ESD was not connected.

An analytical solution for the short-circuit current in the faulted phase may be derived assuming constant phase inductance and neglecting eddy current effects. The phase equivalent circuit following the short-circuit fault [3, 19] is therefore the back emf, $E \cos(\omega_1 t)$, in series with the winding resistance and inductance, $R_s$ and $L_s$. Assuming that the terminal short-circuit is applied at $t=\alpha/\omega_e$, the post fault current may be expressed as:

$$I_{gen-AC} = \frac{E}{|Z|} \cos(\omega_1 t - \angle Z) + I_e \exp\left\{-\frac{R_s}{L_s} \left[t - \frac{\alpha}{\omega_e}\right]\right\} \quad \text{for} \quad t \geq \frac{\alpha}{\omega_e} \quad (1)$$

where $I_e = -\frac{m V_{bus}}{|Z|} \cos(\alpha - \delta - \angle Z)$ and $Z = R_s + j \omega L_s$.

$\omega_e$ is the electrical frequency and $\delta$ and $m$ are the angle and the depth of modulation of the H-bridge AC input voltage immediately before the fault is applied.
Fig. 2 shows the response of the generator to a single-phase short-circuit fault on phase ‘c’ at approximately t=1.03s. Experimental results [17] are shown in Figs. 2.a. and 2.b. and results from the averaged-value model in Figs. 2.c. and 2.d. The initial operating condition was all five generator phases active at 1001rpm, 540V nominal DC-bus voltage and a 26.7kW resistive load. The per-phase AC and DC currents, $I_{gen-AC}$ and $I_{gen-DC}$, respectively, DC-bus voltage, $V_{bus}$, and torque, $T_e$, are shown in the results. $I_{gen-DC}$ is filtered by a 4.66Hz low pass filter to remove the second-harmonic component prior to its use in the generator droop controllers which ensure balanced phases.

Figure 2. Single-phase short-circuit at t=1.03s, 1001rpm, 540V, with a 26.7kW resistive load
Prior to the fault, \( t < 1.03 \)s, the five machine phases share equally the 26.7kW load power as shown by the AC current in Figs. 2.a.i and 2.c.i. In both plots the per phase AC currents are 72° phase displaced and approximately 50A in magnitude with a phase sequence of ‘a’, ‘b’, ‘c’, ‘d’, ‘e’. Figs. 2.b.i and 2.d.i show \( I_{\text{gen-DC}} \) per phase, which are identical prior to the fault at 9.4A.

Phase ‘c’ is switched to a short-circuit fault at \( t = 1.03 \)s. Figs. 2.a.ii and 2.c.ii show \( I_{\text{gen-AC}} \) in the faulted phase, phase ‘c’, rising to the 1p.u. value (116A) due to the high winding inductance. The peak transient current from (1) is -208A settling to 1p.u. after approximately 160ms, which is consistent with \( I_{\text{gen-AC}} \) peak in Figs. 2.a.i and 2.c.i. \( I_{\text{gen-AC}} \) in the remaining four phases, Figs. 2.a.iii and 2.c.iii, show a slight increase to approximately 60A as the controller now regulates these phases to share the total power. \( I_{\text{gen-DC}} \) in the faulted phase, phase ‘c’, falls to zero in Figs. 2.b.i and 2.d.i and the outputs of the remaining four phases increase to 11.5A to maintain the load requirements; this is possible as prior to the fault the phases were operating below the 14kW maximum.

A negative deviation in the DC-bus voltage, \( V_{\text{bus}} \), is apparent when the short-circuit is applied, shown in Figs. 2.b.ii and 2.d.ii. \( V_{\text{bus}} \) falls to 467V in the simulation and 468V in the test results. This 73V deviation in bus voltage marginally exceeds the +60/-70V limit in MIL-STD-704F for a 270V bus. A significant ripple component is apparent on \( V_{\text{bus}} \) in the test results, Fig. 2.b.ii, which was attributed to parasitic effects in the system and measurement noise. The 5V amplitude second-harmonic \( V_{\text{bus}} \) ripple during faulted operation, Fig. 2.d.ii, is within the 6V amplitude allowed in MIL-STD-704F. The reference value for the bus voltage is determined by the droop control and in Figs. 2.b.ii and 2.d.ii is 531.6V at \( t < 1.03 \)s and 529.6V when the system is in a steady-state post fault.

A slight deviation is noticeable in the generator torque, \( T_e \), Figs. 2.b.iii and 2.d.iii after fault occurrence. The simulation results, raw data in Fig. 2.d.iii (dark grey trace), show a second-harmonic ripple (466Hz) in \( T_e \), which is due to the unbalanced conditions when only four phases
are active, however, due to the limited bandwidth of the mechanical couplings and the torque transducer, this is not evident in the experimental results, Fig. 2.b.iii. For comparison the simulated $T_e$ data is filtered, black trace in Fig. 2.d.iii and correlates closely with the measured $T_e$ in Fig. 2.b.iii.

The recovery of a single faulted phase at $t=1s$ is shown in Figs. 3.a. and 3.b. for the test-rig and Figs. 3.c. and 3.d. for the averaged-value simulation. Figs. 3.a.i and 3.c.i show the fault on phase ‘c’ approximately 1p.u. magnitude with the remaining phases generating the 26.7kW load power at 1001rpm and approximately 66A. Phase recovery is initiated by restarting the PWM for phase ‘c’ at $t=1s$, shown in Figs. 3.a.ii and 3.c.ii Initially, within 500ms, the controller reduces the phase ‘c’ current from the fault level, then, gradually, over a period of three to four seconds the active power drawn from the phase is increased. There is a corresponding increase in the DC output current from phase ‘c’ and a complementary reduction in the output currents from the other phases as they adjust to share the total load current equally, Figs. 3.b.i and 3.d.i. When the recovery of phase ‘c’ is initiated there is only a very slight disturbance in $V_{bus}$ and $T_e$, Figs. 3.b.ii, 3.b.iii, 3.d.ii and 3.d.iii, as the fault current is brought under control. Also the second-harmonic component in $T_e$, which is particularly evident in the simulation, is virtually eliminated once phase recovery is complete. The experimental results confirm the accuracy of the simulation model.
5 Control of Energy Storage Device

A multi-functional controller for the energy storage device (ESD) is described which regulates the supercapacitor current to meet transient load changes on the DC-bus, manages the supercapacitor state of charge and mitigates DC-bus voltage transients such as those caused by generator short-circuit faults.
Supercapacitor based energy storage is proposed for a variety of applications in published literature, often as a power buffer between the load and the main power source [9, 20-29]. The control schemes are often based on a power balance between the individual hardware elements that form the system [20-22, 25-28]. These control schemes are inappropriate for this application, for example they are based on vehicle speed [22], committed power generation [20, 26], generator speed-droop characteristic [27], estimated diesel engine output [25], or are designed to enable the main power source to have a constant output [21] or require many system level measurements [28] which if extrapolated to an aircraft system would be unmanageable and may introduce communication difficulties. DC-bus voltage control schemes [23, 24, 29] for the energy storage device are not appropriate here as the bus voltage in this work is regulated by the two generator controllers.

The ESD shown in Fig. 1 is primarily intended to protect the generator and gas engine from rapid load transients, thereby limiting the rate-of-change of torque applied by the generator on the engine [16]. However it is shown later in this section, Section 5.3, that under severe DC-bus voltage transients the ESD can enter a runaway mode, due to the action of the ESD control, and collapse the DC-bus, therefore an additional control function is introduced to mitigate the voltage transients.

5.1 Control Structure

The ESD, Fig. 4, comprises a 55F supercapacitor bank with a maximum voltage of 145V and approximately 0.4MJ of usable energy capacity and a simple, unisolated, bi-directional DC/DC converter [16].

A closed-loop controller is used to regulate the supercapacitor current, $I_{sc}$, and the reference value for the current controller is determined by the combination of three signals. The first, $I_{sc-L}$, is determined by the instantaneous DC-bus power calculation ($V_{bus} \times I_{bus}$ - where $V_{bus}$ and $I_{bus}$ are the bus voltage and current), which is then divided by supercapacitor voltage, $V_{sc}$. This forces the
ESD to respond to instantaneous load changes on the DC-bus. The supercapacitor state-of-charge is managed by the second signal, $I_{sc-rc}$, which is determined by the error between the supercapacitor reference voltage, $V_{sc}^*$, here 135V, and the actual voltage. The third component, $I_{sc-F}$, is determined by the error between the DC-bus voltage and the nominal set-point. This enables the ESD to support the bus voltage during generator faults.

![Overall system schematic including ESD control](image)

**Figure 4.** Overall system schematic including ESD control

### 5.2 Current Control

The current control loop was designed using the averaged-value differential equations for the DC/DC converter, which assume lossless operation and ideal switches:

$$i_{sc} = \frac{V_{sc} - V_{bus} (1 - D)}{L_{ESD}}$$  \hspace{1cm} (2)

$$V_{bus} = \frac{I_{sc} (1 - D) - I_{bus} + I_{gen}}{C_{bus}}$$  \hspace{1cm} (3)
where \( D \) is the duty-ratio of \( S2 \) and \((1-D)\) is the duty ratio of \( S1 \), \( I_{gen} \) is the total generator DC current, \( L_{ESD} \) is the DC/DC converter inductor and \( C_{bus} \) is the combined filter capacitance on the DC-bus.

A non-linear compensator is used to simplify the design of the current control loop in Fig. 4. The duty-ratio signal \( D \) is calculated by the non-linear compensator as shown in (4), where \( V_{ESD}^* \) is the output signal from the PI controller, Fig. 4. By substituting (4) into the converter differential equation, (2), the overall transfer function between the control signal \( V_{ESD}^* \) and the supercapacitor current, \( I_{sc} \), is seen to have a simple linear first order form, (5).

\[
D = 1 - \frac{V_{sc} - V_{ESD}^*}{V_{bus}} \quad (4)
\]

\[
\frac{I_{sc}}{V_{ESD}^*} = \frac{1}{sL_{ESD}} \quad (5)
\]

Assuming that the PI controller has the form \( PI(s) = k_c \left( \frac{1}{1 + sT_c} \right) \), where \( k_c \) and \( T_c \) are the proportional and integral terms respectively, then a unity gain cross-over frequency of \( \omega_c \) may be obtained for the control loop by choosing \( k_c = \omega_c L_{ESD} \) and \( T_c = \sqrt{10} / \omega_c \).

The ESD was assumed to have a switching frequency of 30kHz, the filter inductor was 100\( \mu \)H and the current controller bandwidth was set at 8kHz by choosing \( k_c = 5.03 \) and \( T_c = 62.9\mu s \). The resultant phase margin was 43°.

5.3 Fault Mitigation Controller

To illustrate the need for the fault mitigation controller, Fig. 5 shows results from a Simulink simulation of the system when a short-circuit fault is simultaneously applied to three of the generator phases. The fault is applied at approximately \( t=5s \) and the DC-bus has a 14.6kW resistive load and a 4.75kW constant power load (CPL). The parameters of the ESD controller are as given in Section 5.2. Fig. 5 shows the five generator phase currents, the DC-bus voltage
and the three components of the DC system current; the generator output current, $I_{\text{gen}}$, the overall load current, $I_{\text{bus}}$, and the ESD current, $I_{\text{ESD}}$.

![Graph](image)

**Figure 5.** System behaviour with a 14.6kW resistive load and 4.75kW CPL; $I_{sc-F} = 0$

Pre-fault the phase currents are 35A, displaced by 72°. At approximately $t=5s$ three phases, ‘a’, ‘b’ and ‘c’ of the five phase generator are short-circuited and after an initial transient settle to 1p.u. current. The two remaining active phases, ‘d’ and ‘e’, increase to 90A to supply the load. The imposition of the fault results in a very severe DC-bus voltage transient, Fig. 5.iii, which appears to the ESD power balance controller as a sudden reduction in DC-bus power, therefore, the ESD responds with a negative $I_{\text{ESD}}$, light grey trace in Fig. 5.iv, drawing power from the DC-bus which further reduces the DC-bus voltage.

Just after $t=5.02s$ the ESD exceeds its maximum current of 60A and trips out, allowing the DC-bus voltage to recover through the action of the generator controller, which increases the power
drawn from the remaining healthy phases to meet the load demand, Fig. 5.ii. Had the ESD not tripped out, the DC-bus voltage would have collapsed to the supercapacitor voltage level, forward biasing the diode in the DC/DC converter, and probably resulting in equipment failure.

To prevent the ESD from collapsing the DC-bus, the fault mitigation control function is added to the ESD system as shown in Fig. 4. A signal $I_{sc-F}$ is added to the supercapacitor current demand based on the error between the reference and actual bus voltage multiplied by a proportional gain, $k_v$. To ensure that the power balance control function does not degrade the DC-bus power quality during bus voltage transients $k_v$ must be chosen such that

$$
\frac{\partial I_{sc-F}}{\partial V_{bus}} \geq \frac{\partial I_{sc-L}}{\partial V_{bus}} \implies k_v \geq \frac{I_{bus}}{V_{sc}}
$$

(6)

For the system under consideration here, the maximum value of $I_{bus}$ is 130A corresponding to 70kW, whilst the minimum $V_{sc}$ is assumed to be 100V, implying a minimum value of $k_v$ of 1.3.

However, using a larger value will result in the ESD tending to mitigate transient deviations in the DC-bus voltage. The maximum value of $k_v$ is limited by stability concerns. From (3) the transfer function between $V_{bus}$ and $I_{sc}*$ may be approximated by (7) within the current control loop bandwidth.

$$
\frac{V_{bus}}{I_{sc}} = \frac{(1-D)}{sC_{bus}}
$$

(7)

Therefore to limit the bandwidth of the voltage control loop to $\omega_v$, the proportional gain $k_v$ must be equal to $\omega_vC_{bus}/(1-D)$. For the system under consideration, choosing $k_v = 15$ sets the bandwidth of the voltage control loop at 800Hz, well below the current control loop bandwidth to prevent any interactions between the loops.
5.4 State-of-Charge Controller

The state-of-charge controller provides a contribution, $I_{sc-rc}$, to the overall supercapacitor current reference, $I_{sc}^*$, based on the error between the actual supercapacitor voltage and its fully charged value, which is 135V in this case. Since under steady-state conditions the supercapacitor current tends to zero, then the $I_{sc-rc}$ and $I_{sc-L}$ components of supercapacitor current must be equal, resulting in the supercapacitor voltage falling with increasing DC-bus power. This ensures that the supercapacitor is fully charged under no-load conditions and is therefore able to supply transient load increases. In contrast the supercapacitor will be heavily discharged when the DC-bus is fully loaded and therefore able to absorb power in the event of transient load decreases.

A non-linear recharge function, $k_{rc} = 0.64(V_{sc}^* - V_{sc})^2$, was used to regulate the supercapacitor voltage recharge. $k_{rc}$ was chosen to give a 33V drop in $V_{sc}$ at 70kW load power, as shown in Fig. 6, and results in the ESD output settling in approximately 10s.

An additional droop in $V_{sc}$ with DC-bus power occurs due to the action of the fault mitigation control function, which produces a non-zero output under steady-state conditions. This is because the DC-bus voltage droops with load due to the action of the generator control unit whereas the nominal DC-bus voltage is used as the reference signal in the fault mitigation function. The effect on the steady-state supercapacitor voltage is seen in Fig. 6, which shows the voltage with and without the fault mitigation controller active.

![Figure 6. Supercapacitor voltage droop characteristic](image-url)
6 Multi-Phase Fault Response with Energy Storage Device

The DC-bus voltage and generator torque are examined in this section by means of simulation during multi-phase generator faults with combined resistive and constant power loads on the bus, both with and without the ESD. All results relate to three generator phases suffering simultaneous short-circuit faults, with all phases being faulted on the zero crossing of phase ‘a’ terminal voltage, which results in a higher deviation in DC-bus voltage compared to the staggered faulting of the phases.

6.1 Combined Resistive and Constant Power Load

The bus is nominally loaded with 14.6kW of resistive load and 9.5kW of constant power load (CPL) which, when combined, is approximately the maximum power output of two active phases. The speed is constant at the minimum operating speed of 1000rpm as the phase current and torque are highest. The above conditions result in one of the worst case scenarios for the generator in normal service.

Fig. 7.i shows the AC-current of the faulted phases and the Fig. 7.ii shows the AC current of the healthy phases. The phase currents are plotted separately for clarity. Fig. 7.iii shows bus voltage and Fig. 7.iv is the generator torque.

In Figs. 7 and 8 the bus is initially loaded with 14.6kW of resistive load and 9.5kW of CPL and all five generator phases are active. $I_{\text{gen-AC}}$ per phase are 72° phase displaced with respect to the adjacent phase and all are 46A. At t=5s three generator phases, ‘a’, ‘b’ and ‘c’, suffer short-circuit faults. $I_{\text{gen-AC}}$ ‘a’, ’b’ and ‘c’ increase to a magnitude of 1p.u. and $I_{\text{gen-AC}}$ ‘d’ and ‘e’ increase to 116A to maintain power to the loads. At t=10s the 9.5kW CPL is turned off for 5s then on again and finally at t=25s the three generator phases are restarted, $I_{\text{gen-AC}}$ ‘d’ and ‘e’ reduce to 70A when the CPL is off then increase to 116A when the CPL is restarted. $I_{\text{gen-AC}}$ ‘a’,
‘b’ and ‘c’ are unaffected by the changes in CPL. When the phases are restarted $I_{gen-AC}$ are automatically adjusted by the control to be 46A so that all phases equally share the load.

In Fig. 7, with the ESD inactive, fault occurrence at $t=5s$ results in $V_{bus}$ deviations of $+206/-282$V, exceeding the MIL-STD-704F limits of $+60/-70$V for a 270V system. Switching the 9.5kW CPL off at $t=10s$ and back on at $t=15s$, also results in large bus transients. Due to the controller design, the phase recovery at $t=25s$ results in a gradual adjustment of the generator currents and virtually no deviation in $V_{bus}$, Fig. 7.iii. Fault and bus load changes at $t=5$, 10 and 15s, result in large transients in AC-current, $I_{gen-AC}$, and torque, $T_e$, in Figs. 7.i, 7.ii and 7.iv.

During the faulted generator condition when only two phases are active, $5<t<25s$, the second-harmonic component is noticeable on $V_{bus}$ and $T_e$, Figs. 7.iii and 7.iv; outside this time range the second-harmonics of the five active phases cancel. A 96Nm second-harmonic ripple is apparent.
on $T_e$ during the high-load conditions $5<t<10s$ and $15<t<25s$ which would be attenuated by the mechanical system in practice. The 8.5V amplitude second-harmonic ripple on $V_{bus}$ during high-load exceeds the MIL-STD-704F limit of 6V.

Fig. 8 shows the system behaviour for the same events as in Fig. 7 but with the ESD active. Fig. 8.i shows $I_{gen-AC}$ of the faulted phases and Fig.8.ii shows $I_{gen-AC}$ of the healthy phases. The deviations in $V_{bus}$, Fig. 8.iii, are almost eliminated at the instants of fault occurrence and load switching; the minimum and maximum values of $V_{bus}$ being 514V and 530V, well within the MIL-STD-704F limits. $I_{gen-AC}$ and $T_e$ (Figs. 8.i, 8.ii and 8.iv) exhibit very mild variations except at fault occurrence due to the ESD which rapidly responds to $V_{bus}$ deviations in the case of faults or phase recovery by supplying / drawing power to / from the bus. The high current and torque peaks immediately after fault occurrence are unchanged in Figs. 7 and 8 as the ESD has no direct effect on generator currents.

The second-harmonic torque ripple is unchanged in Fig. 8 since there is no change in the generator currents. However, the DC-bus voltage ripple is reduced from 8.5V, in Fig. 7, to 6.3V in Fig. 8 by the action of the fault mitigation function, which produces a component of ESD current that is in anti-phase with the generator second-harmonic current. The cancellation of second-harmonic current is far from complete due to the relatively low bandwidth (800Hz) of the fault mitigation loop in the ESD. Furthermore this effect will be less pronounced at higher generator speeds. Fig. 8.v shows the contributions of the generator and ESD to bus current, the second-harmonic component in $I_{ESD}$ is clearly visible during faulted operation. Negative ESD current, and an increase in $V_{sc}$, Fig. 8.vi, indicates power drawn from the bus. The ESD output settles to zero in approximately 10s.
6.2 Entirely Constant Power Load

Fig. 9 shows the system behaviour when a 24kW constant power load is present on the DC-bus with the generator and ESD active during bus voltage switching, load switching and generator fault events. In Fig. 9 the bus voltage reference value is initially 540V and at t=2s the voltage...
reference is increased to 560V with a 10ms rise-time, at t=5s three generator phases, ‘a’, ‘b’ and ‘c’, suffer short-circuit faults and are restarted 9s later, between 9<s<11s the CPL is halved to 12kW and finally at t=17s the voltage reference is restored to 540V over 10ms.

Figure 9. System behaviour with 24kW constant power load (CPL) during $V_{bus}^*$ switching events; ESD active

In Fig. 9 steps in bus voltage reference, $V_{bus}^*$, at t=2s and t=17s result in a controlled response in $V_{bus}$, Fig. 9.iii, due to the combined action of the generator control and ESD. The ESD shows
a small deviation in output (3A), Fig. 9.v, due to the $V_{bus^*}$ step change. As in Fig. 8 the ESD minimises deviations in $V_{bus}$ during fault occurrence, $t=5s$ in Fig. 9, and during load changes at $t=9s$ and $t=11s$. $I_{gen-AC}$ and $T_e$, the Figs. 9.i, 9.ii and 9.iv contain a transient following the generator fault condition as the ESD has no direct effect on generator currents. Figs. 9.v and 9.vi confirm the performance of the ESD during both generator fault occurrence and load changes.

Interestingly, with only constant power loads in the system, the DC-bus becomes unstable when the ESD is disconnected, illustrating a further benefit of the device.

7 Conclusions

Experimental results on a five-phase, fault-tolerant generator show that a single-phase AC short-circuit fault results in excessive DC-bus voltage deviations. A simulation model based on the test results is then used to show that an energy storage device with a load-tracking, power balance controller enters a runaway mode during such transients. To overcome this problem a simple fault mitigation function is added to the energy storage device to control the DC-bus transient during short-circuit faulted operation of the generator. The fault mitigation controller enables the energy storage device to respond instantaneously to generator faults, virtually eliminating voltage transients from the DC-bus. The simulation model was then extended to impose a three phase short-circuit fault on the five phase generator, which represents one of the worst case fault scenarios. Combined resistive and constant power loads, were used to demonstrate the system performance under faulted generator conditions both with and without the energy storage device. The energy storage device was also seen to provide some attenuation of the second-harmonic bus voltage ripple that occurs during generator fault conditions. A bus switching event represented by a step in DC-bus reference voltage was also examined to demonstrate the robustness of the energy storage device control.
The energy storage device, with a multi-input controller, has been demonstrated to be multifunctional in that it mitigates DC-bus voltage transients which occur as a result of normal events on the DC-bus, such as generator short-circuit faults, load changes (combined resistive and constant power) and bus switching events represented by step changes in voltage reference. Combining functionality in a single electrical subsystem, as in the case of this energy storage device, minimises the increase in system weight which is a critical factor in aircraft applications. The significant reduction in voltage deviations during normal events on the DC-bus when the energy storage device is online enables the limits in MIL-STD-704F to be respected.

More generally the work in this paper illustrates the importance of energy storage in on-board power networks for a range of functions including power quality management, system stability and the control of transients on the prime mover. Optimising these multiple objectives and the capacity of the energy storage device are topics for further research.

8 Acknowledgements

The authors would like to thank Rolls-Royce plc for funding this work, which forms part of the Intelligent Electrical Power Network Evaluation Facility (IEPNEF) which is housed in the Rolls-Royce University Technology Centre (UTC) for Electrical Systems in Extreme Environments at The University of Manchester. IEPNEF has been developed to evaluate ultra-compact and intelligent electrical networks for aerospace, marine and energy applications.

9 References


