This paper was published at the IEEE Applied Power Electronics Conference and Exposition (APEC) in Feb. 2010, doi 10.1109/APEC.2010.5433398, and is available at:

http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5433398


© 2014 IEEE. Personal use of this material is permitted. Permission from the IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
Supercapacitor-Based Energy Management for Future Aircraft Systems

R. Todd, D. Wu, J.A. dos Santos Girio, M. Poucand, A.J. Forsyth
Rolls-Royce UTC
School of Electrical & Electronic Engineering
The University of Manchester, UK
rebecca.todd@manchester.ac.uk

Abstract—A power-based control method is proposed and analysed for a supercapacitor energy storage device. The performance of the energy storage device is examined by simulation and experimentally when operating on a high voltage DC bus with a multi-phase, fault-tolerant generator and a high power, pulsed load such as an actuation or avionic system. In the practical system the energy storage device is emulated using a bi-directional electronic load and a real-time simulation platform. The energy storage device is shown to minimise the DC bus transients and virtually eliminate the torque pulsation on the generator shaft. The system design and performance trade-offs are analysed. The experimental work uses a 70kW generator and 30kW programmable load emulation devices.

I. SYMBOLOG

- $C_{bus}$: Combined filter capacitance on the DC bus
- $D$: Duty-ratio
- $I_{bus}$: Total bus current
- $I_{ESD}$: Energy storage device output current
- $I_{gen}$: Total generator current
- $I_{load}$: Load current of the active load system
- $I_e$: Current in the supercapacitor bank
- $I_{es}$: $I_e$ error ($I_{es} - I_{e}$)
- $I_{Lc}$: Super capacitor load current demand
- $I_{Rc}$: Super capacitor recharge current demand
- $k_p$: $I_e$ controller proportional gain
- $k_c$: Recharge control function
- $L$: DC/DC converter inductor
- $R_{ESD}/L_{DR}$: Series resistance of supercapacitor / leakage losses
- $T_s$: Torque
- $T_i$: $I_e$ controller integral gain
- $V_{ESD}$: Control variable
- $V_{ext}$: Overall terminal voltage of the supercapacitor bank
- $V_{es}$: Reference value for $V_{ext}$
- $V_{er}$: $V_{es}$ error ($V_{er} = V_{es} - V_{ext}$)
- $V_{init}$: Initial value of $V_{es}$

II. INTRODUCTION

The increasing levels of electrically powered equipment on aircraft, especially highly dynamic loads such as electric actuators and advanced avionic systems, are placing increasingly severe demands on the engine mounted generators. The problems are particularly acute on small platforms where the non-propulsive power taken from the engine is proportionately very high, and consequently there is a risk that rapid electrical load transients could result in an engine surge, which may compromise the mission objectives or cause catastrophic failure of the platform.

To mitigate these effects, this paper examines the use of a supercapacitor-based energy storage device (ESD) connected to the DC distribution bus of an experimental aircraft electrical system. Supercapacitors are used as the energy source owing to their power density and cyclability. The basic configuration of the system is illustrated in Fig. 1, which shows a five-phase, fault-tolerant engine-embedded generator [1] supplying a high voltage DC bus; the main elements on the bus are the ESD, a generic dynamic load representing an actuator or a high power avionic system, and a background load.

![Figure 1. Basic system configuration](image)

The variable amplitude/frequency outputs of the separate five generator phases are connected to the DC distribution bus through single-phase, H-bridge active rectifiers. The generator used in this work is rated at 70kW and the DC bus voltage is regulated to be nominally 540V by the generator.
control unit. Due to reliability concerns, non-electrolytic capacitors are used for the DC output of the generator system resulting in a relatively small output capacitor value, making the dynamic regulation of the DC bus voltage more difficult.

The ESD in this work is designed to meet instantaneous load transients on the DC bus thereby limiting the rate-of-change of torque applied by the generator on the gas turbine. The control system for the ESD must satisfy two opposing requirements: track the load changes sinking/sourcing a compensating current to/from the DC bus, and secondly manage the supercapacitor state-of-charge. A power-based control method is proposed to fulfil the two requirements and its performance is assessed using typical avionic load profiles.

In the following sections the ESD is described along with the supercapacitor model and an averaged-value model of the DC/DC converter. The control structure is then explained followed by simulation and experimental results. In the experimental work the ESD is emulated using a bi-directional electronic load and a real-time simulator.

III. ENERGY STORAGE DEVICE MODELLING

The ESD, Fig. 2, comprises the supercapacitor bank and the DC/DC converter.

A. Supercapacitors

An equivalent electric circuit model [2] is used for the supercapacitor bank, shown in Fig. 2, as it provides a good compromise between complexity, accuracy and simulation time for system level studies [3].

The variable $V_{sc}$ is the overall terminal voltage on the supercapacitor bank, $I_c$, is the current flowing in the ideal supercapacitor module, and $I_{es}$ is the terminal current. $R_{ESR}$ and $R_{EPR}$ represent the series resistance and leakage losses. The overall terminal voltage of the supercapacitor bank, $V_{sc}$, is given by (1).

$$V_{sc} = V_{sc0} - \frac{1}{C_{sc}} \int I_c dt - R_{ESR} I_{sc}$$  \hspace{1cm} (1)

where $V_{sc0}$ is the initial voltage on the supercapacitor module.

B. DC/DC Converter

A simple, unisolated bi-directional DC/DC converter, shown in Fig. 2, is used to interface the variable supercapacitor terminal voltage to the fixed voltage DC bus. An averaged-value model of the power electronics is used to enable long duration transients to be examined easily.

The switches $S1$ and $S2$ operate in a complementary manner with variable duty-ratio; the duty-ratio of $S2$ is $D$. Assuming ideal switches and lossless operation, the averaged-value differential equations for the converter are:

$$\dot{I}_{sc} = \frac{V_{es}}{L} - \frac{V_{bus}}{L} (1-D)$$  \hspace{1cm} (2)

$$\dot{V}_{bus} = \frac{I_{ESD} - I_{bus} + I_{gen}}{C_{bus}}$$  \hspace{1cm} (3)

where $I_{bus}$ is the total load current, $I_{gen}$ is the total generator current, $I_{ESD}$ is the ESD output current, $I_{sc}$, and $C_{bus}$ is the combined filter capacitance on the DC bus.

IV. SYSTEM CONTROLLER

The cascaded ESD control structure, the multiple inputs used to form the supercapacitor current reference and the overall system design are described in this section.

A. Supercapacitor Current Control

The closed-loop controller used to regulate the supercapacitor current, $I_{sc}$, is shown in Fig. 3.

Figure 2. Energy storage device (ESD)

The output signal from the PI controller, $V_{ESD}^*$, is passed through a non-linear compensator to form the transistor duty ratio, $D$. The compensator is designed such that there is a linear, first-order relationship between the control signal, $V_{ESD}^*$, and $I_{sc}$. By considering the averaged-value differential equation for the converter inductor current (2) which is equal to $I_{sc}$, the non-linear compensator is determined to be given by:

$$D = 1 - \frac{V_{sc} - V_{ESD}^*}{V_{bus}}$$  \hspace{1cm} (4)

The PI controller has a transfer function of the form:

$$PI(s) = k_p \left( \frac{1+T_I s}{T_I s} \right)$$  \hspace{1cm} (5)

where $T_I$ would typically be chosen to place the zero an order of magnitude below the switching frequency.

The maximum and minimum values of $D$ are limited in the PWM modulator to have values of 0.95 and 0.05 respectively.

B. Supercapacitor Current Reference

The overall reference signal for the supercapacitor current controller has two components, the first $I_{sc,d}$, is determined by the requirement to track the instantaneous load changes on the DC bus, whereas the second, $I_{sc,sc}$, arises from the requirements to manage the supercapacitor state-of-charge. Supercapacitor state-of-charge schemes have been proposed...
in the literature [4-6] for other applications, though these controllers directly define the supercapacitor state-of-charge, whereas the control presented in this section operates indirectly, by means of a droop characteristic; the reference value for the supercapacitor voltage is fixed. The calculation of the two current reference components is shown in Fig. 4.

To ensure that the ESD responds rapidly to load changes, \( I_{sc-L} \), is determined using an instantaneous power calculation which assumes a lossless DC/DC converter [7]; the instantaneous bus power, \( V_{bus}I_{bus} \), is divided by the instantaneous supercapacitor voltage, \( V_{sc} \), to give \( I_{sc-L} \).

The signal \( I_{sc-rc} \) controls the rate at which the supercapacitor is recharged and is based on the error, \( \tilde{V}_{sc} \), between \( V_{sc} \) and the set-point voltage, \( V_{sc}^* \). Due to the size of the supercapacitors the \( I_{sc-rc} \) signal tends to change much more slowly than the \( I_{sc-L} \) signal.

The recharge control function, \( k_{rc} \), must be chosen to satisfy the conflicting requirements of maintaining the supercapacitor voltage within an acceptable working range whilst limiting the maximum rate-of-change of load that is experienced by the generator.

Due to the operation of the PI controller, under steady-state conditions the two components of the reference for the supercapacitor current, \( I_{sc-rc} \) and \( I_{sc-L} \), will be equal, that is

\[
k_{rc} \left( \tilde{V}_{sc} \right) = \frac{V_{bus}I_{bus}}{V_{sc}}
\]

As a result the steady-state supercapacitor voltage will tend to drop with increased levels of DC bus power, thereby increasing the capability of the supercapacitor bank to absorb energy transiently when there is a sudden reduction of power on the DC bus.

The \( k_{rc} \) function could be a simple linear function as has been described in [8], however the use of a non-linear function was found in this work to offer greater flexibility over limiting the generator load transients whilst maintaining the supercapacitor voltage within acceptable limits. A simple non-linear function is described in the following section.

C. System Design

To demonstrate the system operation the ESD was designed to compensate the load power drawn by typical radar equipment used for remote sensing and mapping. The load profile is shown in Fig. 5 and comprises a relatively low quiescent power, 4kW, with a superimposed transient profile comprising an additional 1kW load for 25s in mode 1, then a 17kW load for 20s in mode 2 and 3kW for 50s in mode 3.

A 55F, 145V supercapacitor bank was selected, providing a usable energy storage capacity of approximately 0.4MJ. \( R_{ESR} \) and \( R_{EPR} \) were 7.1m\( \Omega \) and 10k\( \Omega \) respectively [9]. The bi-directional DC/DC converter was chosen to have a switching frequency of 30kHz and an inductor value of 100\( \mu \)H. The current control loop bandwidth was 8kHz. The total capacitance on the 540V DC distribution bus was 800\( \mu \)F.

To maintain the supercapacitor voltage within its working range whilst limiting the maximum rate of change of load applied to the generator shaft, a non-linear function was chosen for the recharge control loop in which

\[
k_{rc} = 0.64V_{sc}^{1.5}
\]

The function, (7), was selected to give a drop in the steady-state supercapacitor voltage of 75V corresponding to a load power of 25kW as shown in Fig. 6. If the gain or exponential terms in (7) are reduced then the ESD recharge rate is insufficient for the load profile, Fig. 5. Higher gain or exponential terms in (7) results in larger deviations in DC bus voltage during load transients.

The reference supercapacitor voltage, \( V_{sc}^* \), was set to 135V.
V. EXPERIMENTAL TEST SYSTEM

The laboratory system is shown in Fig. 7 and comprises a 70kW, five-phase generator and two programmable, 30kW, bi-directional electronic load units [10]. The generator speed was 1006rpm throughout the tests.

Active load system ALS(1) was used to emulate the ESD whilst active load ALS(2) was programmed to follow the power steps of the load profile, Fig. 5.

In these proof of principle experiments the measurement of \( I_{bus} \) did not include the current in the resistor bank in Fig. 7 and is referred to as \( I_{Load} \).

VI. EXPERIMENTAL VALIDATION

A Simulink-based average-value simulation of the entire system has been used to assist in the controller design. Results from the simulation are included in this section along with experimental results. In the experimental system an averaged-value model of the ESD was used to enable long-duration power profiles to be examined without compromising the 100kHz sample rate of the real-time platform.

A. Load Profile with ESD Inactive

Fig. 8 shows the response of the generator to the load profile, Fig. 5, when the ESD is offline. Measured test data and simulation results are overlaid to demonstrate the close match between the data sets. Large deviations are apparent in the DC bus voltage, \( V_{bus} \), when the load power changes. The voltage reaches a minimum of 189V at \( t=30s \) when the power increases from 5kW to 21kW and a maximum of 680V at \( t=50s \) when power drops to 7kW from 21kW. These large bus voltage deviations of over 100V are due to the small size of the bus capacitors [11]. At \( t=50s \) the high voltage transient on the DC bus caused the active load unit to trip out and is the reason for the discrepancy between the simulation model and measured data beyond \( t=50s \). The measured voltage is seen decaying towards zero, however the generator remained online.

As the generator is the only power source available on the bus, the generator torque, \( T_e \), bottom plot in Fig. 8, varies directly with the load profile, Fig. 5. This torque variation would be transmitted directly to the gas-turbine in an aircraft system. The severe rates-of-change of torque could compromise the engine operation or trigger mechanical resonances. The measured torque is slightly larger than the simulation value due to losses in the practical system that were not included in the simulation model.

B. Load Profile with ESD Active

Fig. 9 shows the system response to the load profile, Fig. 5, when the ESD is active and the recharge function detailed in section IV.C, (7), is used. An extremely good correlation is evident between the measured test data and the simulation data.

The first and second plots in Fig. 9 show bus voltage, \( V_{bus} \), and generator torque, \( T_e \). The large deviations apparent in \( V_{bus} \) in Fig. 8 have been virtually eliminated in Fig. 9 by the use of the ESD. \( T_e \), the second plot in Fig. 9, also shows a much more limited rate-of-change in response to the load transients, when compared to Fig. 8. The more gradual torque changes on the generator shaft are the result of the variable \( k_e \) function which enables a slow ESD response to small power steps at low power, \( t=5s \) and \( t=100s \), but clearly enables a fast ESD response to large steps in power, \( t=30s \) and \( t=50s \). The load current, \( I_{Load} \), and the ESD output current, \( I_{ESD} \), are shown in the third plot in Fig. 9. \( I_{ESD} \) responds instantaneously to the load changes in an equal but opposite manner, then tends to fall to zero in about 20 or 30s after the load transient, thereby smoothing the load changes on the generator.

The fourth and fifth plots, in Fig. 9, show the supercapacitor voltage and current, \( V_{sc} \) and \( I_{sc} \). \( V_{sc} \) is seen to reach its lowest value of just below 100V at the end of the high power pulse. Furthermore the voltage level at which \( V_{sc} \) tends to settle after a load transient is seen to depend on the load power. During strip mode 2, \( 50s< t<100s \), the load power
from ALS(2) is 18.6kW (in parallel with a 2.4kW resistive load) and as predicted by Fig. 6, \( V_{bus} \) tends to settle at 86.8V. The reduction in load power at \( t=50s \) and \( 100s \) results in the ESD absorbing power and so recharging the supercapacitors at differing rates due to the variable \( k_{sc} \) function.

The deviation in \( I_{ESD} \) (second waveform in Fig. 10) exhibits a lot and \( t=50s \) exhibits a lot and as predicted by Fig. 6, \( V_{bus} \) tends to settle at 86.8V. The reduction in load power at \( t=50s \) and \( 100s \) results in the ESD absorbing power and so recharging the supercapacitors at differing rates due to the omission of losses from the simulation model.

**D. High Frequency Load ESD Active**

Fig. 11 shows the system behaviour in response to the high-frequency load, as used in Fig. 10, with the ESD active. The deviations in \( V_{bus} \) (top waveform Fig. 11) are almost eliminated at the load steps when compared to Fig 10. \( T_e \) (second waveform in Fig. 11) exhibits a very mild 6Nm variation during the 2s pulse cycle compared with the abrupt change in Fig. 10. Again, the error between the simulated and measured torque is due to mechanical losses being neglected in the simulation model.

The third set of waveforms in Fig. 11 show \( I_{ESD} \) closely following the variation in \( I_{Load} \), and there are corresponding variations in the supercapacitor voltage, \( V_{sc} \), fourth plot and supercapacitor current, \( I_{sc} \), fifth plot. The step changes in \( V_{sc} \) are due to the equivalent series resistance of the supercapacitors, \( R_{ESR} \). It is evident from the waveforms that the system has not quite reached steady-state and the supercapacitor voltage is drifting down to a steady-state value of 117V as dictated by the droop profile in Fig. 6.
Figure 11. Overall system response due to high frequency load with ESD active and variable gain recharge

E. Load Profile ESD Failure

The hardware-in-the-loop emulation of the ESD described in this paper enables the system behaviour to be examined over a wide range of conditions and parameters including abnormal operation and failure. This allows the limitations of the device to be established without risking damage to the supercapacitors or transistors.

Fig. 12 shows an example case where the recharge control of the ESD is just a proportional gain of 0.5, which, as is shown in Fig. 12, is insufficient to maintain the supercapacitor voltage within the working range. As a result of the low value of gain in the recharge controller, the waveforms in Fig. 12 show the ESD current following load current more closely than in Fig. 9 (third plot), the variation in generator torque is more limited than in Fig. 9 (second plot), however the increased energy taken from the supercapacitor results in $V_{sc}$ falling to unacceptably low levels (fourth plot), whilst the supercapacitor current becomes excessively large (fifth plot). At $t=67s$ the system fails since the supercapacitor voltage is too low to step up to $V_{bus}$ and the ESD trips out. The generator must then provide the entire load power.

The correlation between the test-rig and simulation data for all variables shown in Fig. 12 is again very good, further confirming the accuracy of the technique.

Figure 12. Overall system response due to load profile with ESD active and $k_{rc} = 0.5$

VII. CONCLUSIONS

A power-based method has been shown to provide effective control of a supercapacitor-based energy storage device operating on a high voltage DC bus. The energy storage device responds instantaneously to load changes,
protecting the engine-driven generator from sudden transients, and virtually eliminating voltage transients from the DC bus. A slower-acting control loop manages the supercapacitor state-of-charge, ensuring that the voltage remains within the working range, but dropping at higher steady-state load powers to enable the energy storage device to absorb energy from the DC bus in the event of a sudden load reduction. A typical radar profile and a higher frequency switching load were used to demonstrate the system performance.

A hardware-in-the-loop technique was used successfully to study the system level performance of the energy storage device whereby a bi-directional load unit operating under the control of a real-time simulation platform emulated the energy storage device, allowing the effects of parameter changes to be readily examined.

VIII. REFERENCES